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Abstract
This thesis discusses the design of the receiver front-end for software defined radio
(SDR) based cognitive radio applications. Two aspects of SDRs for cognitive radios
are distinguished: signaling and spectrum sensing. Narrowband wide tuning signaling
architectures and instantaneous wideband spectrum sensing architectures are identified
as candidates for feasible SDR implementations. Several architectures and circuit im-
plementations are reviewed. Wide tuning range, low phase noise frequency synthesizers
for signaling, and RF samplers and signal processors for spectrum sensing are identified
as critical circuit design blocks.
A number of voltage controlled oscillator (VCO) techniques for wide-tuning range,
and low phase noise frequency synthesis techniques are developed. Wide-tuning range
techniques based on switched inductors are proposed as a way to design inductor-
capacitor (LC) VCOs with wide-tuning ranges that maintain a good phase noise and
power dissipation performance over the entire tuning range. Switched inductor VCOs
are analyzed in detail, and a design framework is developed. Optimized capacitor array
design techniques for wide-tuning ranges are discussed. Based on these techniques, mea-
surements from two prototype designs are presented, that achieve tuning ranges of 87%
and 157% in measurement. They also maintain good phase noise, power consumption,
and figure of merit (FOM) over the entire tuning range.
vi
In addition, a new family of VCOs that achieve superior phase noise is introduced.
This set of novel topologies are based on linearized transconductance using capacitive
feedback techniques. They achieve higher amplitudes of oscillation, and consequently, a
superior phase noise performance. A wide tuning range is also maintained. The VCOs
are analyzed, and detailed measurement results from a design prototype are presented.
For spectrum sensing, the design of CRAFT (Charge Re-use Analog Fourier Trans-
form): an RF front-end channelizer for software defined radios (SDR) based on a 16
point analog domain FFT is described. The design relies on charge re-use to achieve
47dB average output SNDR on a 5GS/s input, and consumes only 12.2pJ/conv. These
numbers represent orders of magnitude improvement on the work reported previously
in literature. The thesis also briefly discusses the modeling of circuit non-idealities in
CRAFT, and outlines circuit techniques for mitigating these. These design principles
enable this implementation to achieve a large dynamic range even at high speeds. Ad-
ditionally, these techniques can be easily extended to improve the performance of other
passive switched capacitor designs.
vii
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Chapter 1
Introduction
1.1 Wireless Growth
Wireless technology has been evolving at a breakneck speed. The total number of
cell-phones in use was over 4.6 billion (for a 6.8 billion world population) in 2009.
Additionally, with user convenience becoming paramount, more and more functions
are being implemented wirelessly (Fig. 1.1). For example, the U.S. army utilizes 40
di↵erent radios for its communications. Moreover, there is a considerable e↵ort toward
integrating all this wireless functionality in a single device. For example, smartphones
today use as many as a dozen independent radios inside them.
1
2!
Figure 1.1: Frequency spectrum allocation in the United States (Source: New America
Foundation, MCT, howstu↵works.com; Graphic: Nathaniel Levine, Sacramento Bee)
1.2 Spectral Congestion
Unlike wired communications which use dedicated connections, wireless communications
use particular frequencies of electromagnetic waves in space, thus sharing a common
connection medium. Consequently, with the growth of the wireless industry, the spectral
congestion caused by wireless user tra c has become a significant concern, and has
begun to threaten further growth of the technology [1].
However, this congestion is a result of sub-optimal frequency usage arising from the
inflexibility of the spectrum licensing process. An example spectrum licensing by the
Federal Communications Commission, USA, is shown in Fig. 1.2 [2]. Presently, each
frequency is strictly allocated for a particular application (for e.g. 850MHz & 1.9GHz
for cell phones in the USA). When this application experiences excessive usage, the
corresponding frequency becomes congested (causing dropped calls and busy lines for
cell-phone users for example). An example frequency usage snapshot taken at Berkeley,
3California, USA [3], in Fig. 1.3 [3], clearly shows heavy usage and congestion at a few
frequencies (e.g. 0-1, 1.9, 2.4 GHz) and sparse usage at others (e.g. 0.5% utilization in
the 3 6 GHz band).
This ine ciency in spectrum allocation can be solved by allowing unlicensed use of
spectrum. However, this will necessitate new spectrum sharing protocols to be developed
in order to allow multiple users to utilize a single spectrum without causing harmful
interference. A couple of approaches to spectrum sharing are being pursued: ultra-
wideband (UWB), using a spectral underlay approach, and cognitive radio (CR), using
a spectral overlay approach. In the ultra-wideband scenario (IEEE 802.15.3a, IEEE
802.15.4a), a secondary user is allowed to transmit in occupied bands, but with a power
spectral density (PSD) so low that it is not deemed as harmful interference. The low PSD
is compensated by the usage of a very wide bandwidth (>500MHz) to allow a significant
transmit rate. In the cognitive radio scenario (IEEE 802.22), dynamic spectrum access
(DSA) is utilized for spectrum sharing. This work focuses on the cognitive radio scenario
for e cient spectrum utilization.
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approach based on avoidance of higher priority users
through the use of spectrum sensing and adaptive allo-
cation (Cognitive Radios or CR). Both of these tech-
niques are a major shift from the long standing
approach that once a frequency band is assigned no
interference is allowed to the primary user, in spite of
the fact that it is clearly not possible to insure absolute-
ly “no” interference. The transition to the use of requir-
ing that a sharing radio system yield no harmful
interference is the critical step. This then allows the
underlay approach, where a transmission is allowed in
previously used bands as a power level that was suffi-
ciently low that the interference is felt to be not harm-
ful, and the overlay strategy which vacates the space
(time, frequency or spatial) sufficiently fast to only
yield allowable interference. Figure 3 illustrates the
transmitter power spectrum density profiles in under-
lay and overlay spectrum sharing approaches.
This regulatory shift has also major implications on
radio architectures since traditional narrowband radio
design techniques are not applicable. Spectrum sharing
required in UWB and CR over wide bands implies fre-
quency agility and significant
dynamic range improvements
to accommodate the in-band
primary users. In addition, new
radio functions are required
which involve high sensitivity
sensing and protocols that can
exploit this sensing information
to minimize interference. Even
more interesting is that entirely
new signaling strategies may be
employed, since the combina-
tion of ultra wide bandwidth
availability and severe power
restrictions were not present
before. Finally, new application
areas may be facilitated such as
ranging and imaging in addition
to communications. 
In this paper, we present
major opportunities and chal-
lenges of this new era in CMOS
radio design by focusing on
some of the issues raised by
these new sharing strategies.
Radio architectures that address
the unique new requirements of
these radios will be discussed
including the analog and digital
circuit partitioning, and the
issues involved in protocols and
signal processing. 
Ultra-Wide Band Radios
Ultra-Wideband, as an under-
lay technology, is a simple,
conservative approach to
sharing. By fixing the transmit
power to a sufficiently low
level the impact to pre-existing
spectrum users is limited. In
fact the level was set to be
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Figure 3. (a) Underlay and (b) Overlay approach for sharing spectrum with primary users.
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Figure 2. Spectrum utilization measurement in 0–6 GHz band.
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Figure 1.3: Spectrum utilization in downtown Berkeley showing 30% usage below 3GHz
and 0.5% between 3 6 GHz [3]
1.3 Dynamic Spectrum Access
In dynamic spectrum access, a secondary user is allowed to utilize other allocated but
temporarily unused frequencies, to solve the problem of spectral congestion. Fig. 1.4
shows a diagrammatic representation of the concept. An energy detector detects the
power levels at di↵erent frequencies on a real-time basis (spectrum sensing) and deter-
mines spectral occupancy. The di↵erent colored cuboids in the figure represent spectral
occupancy by di↵erent protocols, with di↵erent bandwidths, at di↵erent power levels,
and for varying amounts of time. Frequencies not being used temporarily give rise to
spectrum holes as shown using green discs. Dynamic spectrum access strives to seek out
these spectral holes, and operate at these unused frequencies. This can greatly improve
spectrum usage e ciency, and drastically reduce the problem of spectral congestion. For
6example, if the users of the 1.88 1.9 GHz frequency (cordless phones) are allowed to
use the higher under-utilized frequencies, congestion in these devices could be avoided.
In fact, the di↵erent spectrum governing bodies around the world are exploring new
standards to allow this kind of communication (IEEE 802.22 in the USA).
Figure 1.4: Concept of DSA
1.4 Cognitive Radio
The use of dynamic spectrum access to intelligently improve communication e ciency
has been the driving force behind the cognitive radio concept. Unfortunately, the defi-
nition and scope of what constitutes a cognitive radio has remained unclear to this day
(an example definition by the FCC: [4]). In the narrow sense, a cognitive radio is an
intelligent device that is able to dynamically adapt and negotiate wireless frequencies
7and communication protocols for e cient communications1 . For this, each partici-
pating device will need to have many capabilities such as: determination of location,
sensing the spectrum used by its neighboring devices and analyzing the external envi-
ronment, to changing frequency and bandwidth, adjusting its output power level, and
even altering transmission parameters and protocols [5]. Interestingly though, if these
devices are capable of such functionality, they would also be able to function as multiple
wireless radios and therefore function as an integrated and complete wireless solution.
For example, the same wireless radio could work as a cell phone, a GPS receiver, a
garage door opener, and even as a remote control for other devices as shown in Fig. 1.6.
Note that this is di↵erent from multiple di↵erent radios assembled in a smart-phone.
Fig. 1.5 provides an indication of the growth of cognitive radios as a research area
in the recent past. The figure shows results for the number of publications with di↵er-
ent keywords published in a given year in IEEE publications. Many of the keywords
represent growing research areas in wireless, where as other popular keywords such as
‘VLSI’ and ‘DSP’ have been included for comparison. The first cognitive radio paper
was published in 1999; however, research in this area was relatively dormant till 2006.
Since then, cognitive radios have seen a tremendous growth in research activity, and is
now one of the most researched areas in wireless.
A cognitive radio can be structurally and functionally separated into (1) a software
1 It is envisioned, that in the future, the cognitive radio functionality will also include spacio-temporal
intelligence, and significant learning capabilities heralding a new era in wireless communications.
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Figure 1.5: Number of publications on di↵erent research areas in the last decade
defined radio (SDR) unit that forms the hardware of the cognitive radio, and an intel-
ligence unit, that provides the required software based intelligence (cognition) to the
radio. In this thesis, the SDR unit, and more specifically, the receiver front-end of the
SDR, will be emphasized.
Like any communication device, the SDR needs a transmitter and a receiver. How-
ever, unlike a traditional wireless tranceiver, a cognitive radio not only needs to perform
signal transmission and reception (signaling) but also needs to monitor the spectrum in
real-time (spectrum sensing) in order to execute dynamic spectrum access. Spectrum
sensing provides a wideband frequency snapshot helping the cognitive radio identify
currently unused (potentially usable) frequencies. The cognitive radio then decides
9!
Figure 1.6: Functionality of an envisioned cognitive radio
which unused frequency and protocol to use, and starts signaling at that frequency [6]
(Fig. 1.6).
1.4.1 Spectrum Sensing
The dynamic spectrum access relies on dynamic spectrum monitoring using a spectrum
sensor. Among other features, this continuous wideband monitoring makes the cognitive
radio unique in its hardware. From the hardware perspective, the spectrum sensor re-
mains extremely challenging. Even for narrowband (small frequency range, < 100MHz)
spectrum sensors, limiting the power consumption is a challenge. The cognitive radio
spectrum sensor, on the contrary, needs to detect signals at all frequencies of interest in-
stantaneously. Additionally, it needs to detect signals more unfailingly (about 100 times
better sensitivity) than narrowband receivers to overcome the hidden-terminal problem
(Fig. 1.7), shadowing, channel fading, multi-path, etc., lest it causes interference to
other users due to incorrect sensing [3].
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the ADCs that follow, and provides a complete solution whose performance promises further 
improvement with scaling technology. 
II. TECHNICAL DETAIL 
Context and rationale: The spectrum sensing pickle 
Spectrum intelligence or knowledge about the spectral and spatial electromagnetic spectrum 
around us is of critical importance to the intelligence community [Sadler] and for the operation of 
dynamic spectrum access in cognitive radios. One of the primary bottlenecks in implementing 
dynamic spectrum access is reliably detecting primary users before deciding on the frequency, 
channel, access and modulations formats of transmission for the secondary user. The problem of 
primary user detection is further complicated by multipath fading and hidden node / shadowing 
effects [Saha05, Harj07]. Some of these problems can be mitigated somewhat by using 
cooperative techniques across multiple sensors [Saha05].  However, the issue of identifying 
primary user activity with varying modulation formats and signal power levels, over a wide 
swathe of spectrum, using limited power continues to confound the industry.  
 
 
Figure 1: RF spectrum utilization around Bristol, England 
from 4MHz to 6GHz [Watk01] 
Figure 2: Hidden node problem 
From an SNR perspective, the optimal method for signal detection is a matched filter. However, 
such coherent detection techniques require a priori knowledge of the primary user signal and 
modulation format. Worse still, a cognitive radio based on coherent detection with matched 
filters would require a dedicated radio for each primary user class. One method to address this 
problem is to employ a blind, non-coherent detection scheme using energy detection. Despite the 
implementation simplicity of this approach, non-coherent energy detection schemes require a 
large number of samples [O(1/SNR2)] and therefore, a longer sensing time. Moreover, such a 
scheme would be unable to distinguish noise and in-band interference from primary user signals, 
or work for spread spectrum signals (direct sequence and frequency hopped). An intermediate 
approach would be to use feature detectors which rely on some knowledge (or feature) of the 
primary user. Cyclostationary feature detectors rely on detecting the built-in periodicity of 
modulated signals such as their carrier frequency, bit rate, repeated spreading, pulse strains, 
hopping sequences, and pilots. Moreover, even in the absence of clock timing or phase knowledge, 
cyclostationary feature detectors obtain considerable improvement in detection performance [Gard88]. 
Approach: The spectral correlation function 
Primary user 
Secondary user
Shadow Region 
Figure 1.7: The hidden terminal problem in cognitive radios
1.4.2 Signaling
The signaling in a cognitive radio is somewhat similar to that in traditional radios, in the
sense of being relatively narrowband. However, the cognitive radio signaling transceiver
needs to be far more flexible. It should have the capability of operating over a very wide
frequency range, changing its bandwidth of operation, altering the transmitted power,
as well as using multiple standards for communications.
1.5 Organization
This dissertation focuses on the architecture and circuit design for ognitive radio re-
ceiver front-ends.
Chapter 2 explores the di↵erent types of architectures for signaling and sensing in
software defined radios for cognitive radio applications. A number of competing archi-
tectures are reviewed and discussed. Individual blocks and circuit requirements for these
architectures are identified, and candidate implementations in literature are described.
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For spectrum sensing, the need for analog signal processing prior to digitization to
lower the total power consumption, is emphasized. Two circuit blocks: the wide-tuning
frequency synthesizer for signaling, and the analog signal processor for sensing, are iden-
tified as particularly challenging circuit blocks for SDR realization. These circuit blocks
are discussed in later sections.
Chapter 3 discusses the design of wide tuning range, low phase noise VCOs for use
in SDR signaling applications. The challenges to wide tuning range alongside low phase
noise and superior power performance are discussed, followed by an identification of
a viable solution using inductor switching. Two prototype designs are discussed that
provide excellent power and phase noise performance over a very wide tuning range.
Measurement results of tuning range, power dissipation, and phase noise across the
tuning range are presented.
Chapter 4 describes a number of novel architectures that can be utilized to achieve
superior performance to even the ubiquitous cross-coupled LC VCO topology utilized in
Chapter 3. These topologies are based on capacitive feedback techniques, and provide
a larger voltage swing by virtue of two techniques: 1) transconductance linearization of
the active devices, and 2) decoupling the tank from the active devices, thereby achieving
oscillation amplitudes that are not limited by the breakdown voltages of active devices.
Additionally, the feedback ensures less noise injection into the tank. Consequently,
low phase noise performance is obtained. A prototype design based on this approach
in a frequency synthesizer for 60GHz applications is described. Measurement results
12
achieving very low phase noise alongside wide tuning range are presented.
Chapter 5 explores the concept of RF sampling followed by discrete time signal pro-
cessing prior to digitization for spectrum sensing applications. Specifically, frequency
domain discrimination techniques are emphasized to reduce digitizing power. An ex-
ample architecture is utilized for system level comparison based on analytical power
estimates.
Chapter 6 discusses the design of a discrete Fourier transform based RF signal
processor prior to digitization. The concept, implementation details, and handling of
non-idealities in a Charge Reuse Analog Fourier Transform (CRAFT) engine prototype
is described. Measurement results are presented.
Chapter 7 summarizes the thesis, and draws several conclusions regarding the design
of SDR based cognitive radios.
Chapter 2
Cognitive Radio Architectures
2.1 Introduction
The architecture design for the SDR analog/RF is significantly di↵erent from that of
traditional narrowband radios. In the original software radio proposal by Joseph Mi-
tola in 1992 [7], he envisioned an architecture that digitized the RF bandwidth (no
down-conversion), and performed spectrum analysis and demodulation in the digital
domain. Similarly, the RF signal is synthesized in the digital domain, converted to
analog and transmitted. The conceptual transceiver architecture is shown in Fig. 2.1.
The Mitola architecture provides the maximum amount of flexibility through increased
software capability in the digital domain. However, this architecture imposes impracti-
cal requirements on the analog-to-digital and digital-to-analog converters. For example,
as discussed in [8], a 12GHz, 12-bit ADC that might be used for this purpose would
13
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dissipate 500W of power! As a result, the ideal goal of being able to communicate at
any desirable frequency, bandwidth, modulation and data rate by simply invoking the
appropriate software remains far from realizable.
ADC
DAC
Isolator
PA
DSP
Figure 2.1: Functionality of an envisioned software radio by J. Mitola [7]
A number of SDR1 architectures for cognitive radios currently being pursued pro-
vide only a subset of the functionality of the original software radio proposal. Specif-
ically, in a practical interpretation, a large number of features of the waveform are
defined in software, while the SDR hardware provides re-configurability to alter the
waveform within certain bounds defined by the actual system. This re-configurability
is commonly expected to encompass at least multiple radio access technologies (RAT)
using a single transceiver IC over a wide frequency bandwidth [9]. However, in this
thesis, we will focus on a much broader scope of cognitive radios that does not limit
itself only to multi-standard, multi-band communications.
In order to co-exist with currently employed transceivers without causing them
1 Note that a software-defined radio (SDR) is not the same as a software radio as prosposed by J.
Mitola which relies on RF digitization. In this thesis, we reserve the term SDR for all radio architectures
that provide adequate flexibility for cognitive radio functionality.
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harmful interference, the SDR often needs to incorporate the most stringent specifi-
cations among all the radio access technologies being employed in the frequency range
of interest.
For cognitive radio functionality, the SDR architecture can be considered a com-
bination of a spectrum signaling transceiver system, and a sensing receiver system.
Architecture options for these two systems are discussed below.
2.2 Signaling
For signaling, the cognitive radio is expected to utilize only a narrow band of frequen-
cies [8]. However, this narrow bandwidth might occur anywhere in the entire frequency
bandwidth of interest. As a result, the signaling transceiver is expected to provide
high-frequency agility in conjunction with frequency selectivity over a large bandwidth.
Once a particular band is selected for transmission/reception, message signal is fre-
quency translated for communication. As observed in [8], for most civilian applications
of cognitive radios, only a particular narrow band of RF frequencies are of interest at a
particular time for transmission of the message signal. However, this narrow frequency
band may occur anywhere along the entire bandwidth of operation of the SDR. In order
to cover the entire range, multiple receiver front-ends may be used, each dedicated to
its narrow band of operation [10,11]. However, it is easy to see that such an approach is
power and area ine cient. Instead, it is desirable to use a wide-tuning range frequency
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synthesizer in conjunction with a wideband/wide-tuning2 front-end for covering the
frequency range as shown for a receiver in Fig. 2.2. The number of such front-ends re-
quired will only be equal to the maximum number of non-contiguous frequency channels
to be simultaneously used (typically assumed to be a single channel at present).
2.2.1 Receiver
An example wide-tuning receiver architecture is shown in Fig. 2.2. Each component in
this architecture is discussed below.
RF bandpass filters:
For the receiver architecture, co-existence with employed technologies necessitates the
use of RF bandpass filters. As shown in Fig. 2.2, these filters precede the LNA, and
therefore their insertion loss directly compromises the receiver noise figure. Also, in
order to remove large out-of-band blockers typical in the RF environment, high quality
factors are mandated. Consequently, traditional RF architectures commonly use o↵-chip
surface acoustic wave (SAW) filters to fulfill the front-end filtering requirements.
Unfortunately, SAW filters do not o↵er frequency tuning, and therefore, are not
suitable for the SDR signaling architecture desired. As a result, the RF front-end filter
is an important criteria for the realization of e cient SDRs. There has been significant
2 In this thesis we make the following distinction between wideband and wide-tuning circuits. We
use the term wideband for circuits that work over a large instantaneous bandwidth in RF. Wide-tuning
circuits, on the other hand, function over a narrow instantaneous bandwidth, but can be tuned over a
large frequency range.
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research on tunable RF bandpass filters in recent years. A number of MEMS-based
tunable filters, based on switched capacitors, have been developed [12–16]. A variety of
varactors have also been utilized to realize frequency tuning [17–19].
More recently, driven by the vision of complete integration, a number of on-chip
tuned filters are being developed. After initially working with the idea of on-chip
switched capacitor LC filters [20], these filters have more recently been based on a
revived idea originally published in 1960 [21] called the N-path filter. Recent work on
this concept, using frequency-translation of complex impedances to a local oscillator
frequency, is promising [22–26].
ADC
f1
Digital Signal 
Processing
Decoded 
data
PSD
frequency
I Q
fi
LNA
fif1 f(M-1)
Variable 
frequency 
synthesizer
Figure 2.2: A narrowband, wide-tuning signaling/scanning approach for signal reception
and decoding
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LNA:
Traditionally, LNAs have been designed as narrow-band solutions to attain a required
performance over a small bandwidth. For the purpose of signaling in SDRs, these
architectures need to be extended to one of three possibilities:
1. Multiple narrowband LNAs in parallel: As discussed already, this is a wasteful
idea in terms of area; moreover, it requires the implementation of RF switches
that are challenging to design, and increase parasitics in the RF path.
2. A wideband LNA: Wideband LNAs can be designed either by preceding a nar-
rowband design with a wideband LC-ladder filter [27, 28], or using broadband
architectures [29]. The former uses multiple inductors using up valuable real-
estate. The latter use MOS transistors and resistors (broadband elements) but
typically su↵er from a noise figure higher than 5dB when power matched at the
input. Such a high noise figure does not satisfy the stringent requirements of an
SDR. Using global feedback improves the noise figure, but at the expense of stabil-
ity [30]. Noise canceling schemes have been proposed to improve the noise figure
below 2.5dB for wideband architectures [8,31], and are a promising candidate for
SDRs.
However, wideband architectures provide little suppression for out-of-band block-
ers. Consequently, their broad input bandwidth increases the linearity require-
ments significantly.
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3. A wide-tuning narrowband LNA: For signaling purposes, narrowband LNAs that
are tunable are the preferred option. They not only provide suppression for out-of-
band blockers but are expected to provide a lower noise figure (<2dB) compared to
their broadband counterparts. However, tuned LNAs have so far either provided
multi-band (discrete frequency switching) operation [32, 33] or low tuning range
(e.g.: 23% in [34]). For wider tuning range, switched inductors [35] may be utilized.
Frequency Synthesizer:
A wide-tuning range frequency synthesizer is a critical building block for the signaling
receiver [36]. The following requirements can be identified for the synthesizer:
• Wide-tuning range, at least in excess of 67% (f to 2⇥f) such that lower frequencies
can be obtained by integer division
• Low phase noise, such that the phase noise skirts do not cause down-conversion
of spurious signals onto the desired signal (reciprocal mixing)
• Fast-settling behavior, to enable fast band-switching in the SDR
• Fine-frequency resolution determined by the minimum channel spacing desired
The first two requirements stem from the limitations in the voltage controlled os-
cillator (VCO). Unfortunately, these two performance features of VCOs: phase noise,
and tuning range, strongly trade-o↵ with one another. On-chip VCOs are based on two
popular architectures: LC tank based, and ring based. Of these, LC tank VCOs are
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traditionally well suited for low phase noise applications, but su↵er from a low tuning
range. On the contrary, ring oscillators provide a wide tuning range, but su↵er from
poor phase noise. Consequently, there has been a significant e↵ort toward realizing
wide-tuning range LC VCOs for SDR applications.
Varactor based tuning typically provides 10   15% tuning range [37, 38]. Use of
switched capacitors in conjunction with varactors can provide a larger tuning range,
but is still limited to about 50% [39,40]. Fig. 2.3 shows the frequency tuning range and
center frequency of published LC VCOs in the last decade. As seen, only one VCO (out
of about 100) covers the tuning range required (66.67%) to obtain all lower frequencies
by division. Moreover, the tuning range requirements are made more challenging by
PVT variation.
In Chapter 3, a new technique for obtaining a very wide-tuning range (up to 160%)
in LC VCOs while providing low phase noise throughout the tuning range is discussed.
The oscillators described are based on switched inductors, and provide a viable option
for the SDR signaling architecture.
Mixers:
For complete on-chip solutions, homodyne architectures have been the preferred choice.
Homodyne architectures ease the requirements on the IF filter; however, they su↵er from
a number of issues including flicker noise, dc o↵sets, and second order non-linearity in
21
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Figure 2.3: A survey of frequency tuning range of LC VCOs published in IEEE journals
and conference proceedings appearing between 1992 and 2010
22
circuits3 . A high-pass filter may be used to filter out the low frequency components;
however, this contributes to information loss and is not the preferred solution for very
narrow-band architectures (e.g. GSM). Consequently, homodyne architectures have
gained popularity for moderate to wide bandwidths, especially in SDR applications.
Due to their lower flicker noise and excellent linearity, passive mixers have often been
the preferred choice for SDR applications [8, 41].
Considering that the RF tuned filter being used does not provide as e↵ective out-of-
band rejection as fixed RF filters, and that SDR applications often require more stringent
out-of-band rejection specifications [41], harmonic reject mixers become critical. To un-
derstand the problem of harmonics, consider the scenario shown in Fig. 2.4(a). Despite
the use of a variable bandwidth, band-select filter, large out-of-band blockers are not
su ciently suppressed. Subsequent mixing with a square wave (most mixers perform
hard-switching) down-converts the desired signal, but also the interferers around the LO
harmonics as shown in Fig. 2.4(b). Consequently, the IF (zero-IF in this case) signal is
significantly corrupted as shown in Fig. 2.4(c).
To alleviate the problem of harmonic mixing, multi-phase harmonic rejection mixers
can be employed [25]. Such mixers have been employed in a number of SDR architec-
tures [8,41], providing 30-40 dB harmonic rejection. Further harmonic rejection can be
obtained using digital correction [41].
In addition, mixer first architectures [42], and a linear LNTA followed by a passive
3 In case a single mixer is used, it also su↵ers from LO pulling, LO re-radiation, reciprocal mixing,
etc. However, using a multi-step down-conversion mitigates these e↵ects.
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Figure 2.4: The problem of harmonic down-conversion in a receiver
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mixer [41] architectures have gained popularity due to their improved linearity and
subsequent capacity to handle large out-of-band interference.
Baseband Filters:
Prior to digitization by an ADC, a variable bandwidth analog baseband filter is re-
quired to attenuate interferers to reduce the ADC dynamic range. Additionally, the
baseband filter acts as a variable pole anti-aliasing filter (AAF) prior to sampling. Var-
ious techniques can be used to implement the baseband filter, broadly classified into
continuous time and discrete time varieties. Continuous time filters have the advantage
of not su↵ering from aliasing issues, but typically have poorer accuracy due to matching
limitations. These filters can be realized using op-amps or using Gm-C filters [43–45].
Programmability can be achieved by switching resistors and capacitors, or by tuning
these elements. However, the accuracy of these filters in sub-micron processes, and
their lack of easy programmability have made way for active research in discrete time
variations for SDR applications.
Discrete-time baseband filters are based on switched capacitors and can be imple-
mented with or without active elements [8,46–49]. The ease of programmability in these
filters arises from the dependence of the filter notches on the clock frequency which can
be tuned easily. Note that discrete-time filters require an anti-aliasing pre-filter that may
be constructed using a combination of mixer output poles, current domain sampling,
etc.
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Analog to digital converter (ADC):
ADCs for signaling applications typically require a high dynamic range to accommodate
a variety of access technologies, and the remaining in-band blockers. Additionally, a
relatively large (tens of MHz) bandwidth is required to accommodate wide-band access
technologies.
For high dynamic range applications, ⌃   ADCs [50] have been the popular choice.
⌃     converters are based on ⌃     modulators that perform noise shaping on an
oversampled signal using negative feedback techniques. The feedback loop suppresses
the non-idealities in the quantizer, improving the e↵ective resolution despite the use of
a lower resolution quantizer. The shaped noise is filtered in the digital domain to obtain
the ADC bits; as a result of the large amount of digital processing involved in the ⌃  
ADC, these converters scale well with technology. Typically, ⌃   converters have been
bandwidth limited due to quantizer latency, and parasitic poles, and sampling speeds
have been limited to 1GHz for 70dB dynamic range. This results in bandwidths in the
tens of MHz. However, in recent years, wideband ⌃   architectures that provide both
the high dynamic range of ⌃     ADCs, as well as wideband digitization have been
explored [51, 52]. These circumvent the speed limitations to provide signal bandwidths
above 100MHz alongside a high (>70dB) dynamic range.
For obtaining even larger bandwidths (usually at the expense of dynamic range),
Nyquist ADCs are the more popular choice. Pipeline ADCs are the most popular choice
for increasing the input bandwidth (>200MHz with 14 16 bit resolution) [53, 54]. For
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increasing the dynamic range, calibration techniques are popularly used [55]. However,
the use of high-gain, wideband amplifiers and complex calibration techniques increase
their power consumption, area, and design complexity.
Recently, successive approximation register (SAR) Nyquist ADCs have been used
for moderate dynamic range (8 11 bit) at moderate speeds (<100MHz). SAR ADCs
provide the advantage of very high power e ciency (low FOM) as they use just a
single comparator for comparison [56–58]. However, they use N steps for providing
an N-bit resolution, limiting their inherent speed. To overcome the speed limitation,
time-interleaving is popularly used with the SAR architecture. Additionally, the SAR
ADC resolution is limited by gain, o↵set, timing errors, and capacitor matching, and
calibration techniques can be used for overcoming these [59].
A plot of the dynamic range and bandwidth of published ADCs [60] is shown in
Fig. 2.5.
2.2.2 Transmitter
A generic transmitter architecture for SDR signaling applications is shown in Fig. 2.6.
The critical blocks in this architecture comprise a wide-tuning frequency synthesizer,
similar to one discussed in Section 2.2.1, a wideband mixer, similar to one discussed in
Section 2.2.1, and a wideband, linear power amplifier (PA). Linearization techniques for
wideband SDR architectures is discussed in [61]. Harmonic mixing [25] may be used;
moreover, the mixer and power amplifier may be combined to obtain a linear power
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Figure 2.5: A survey of ADCs from 1997-2012 [60]
mixer [62].
2.3 Spectrum Sensing
Spectrum intelligence or knowledge about the spectral and spatial electromagnetic spec-
trum around us is of critical importance for dynamic spectrum access in cognitive radios.
One of the primary bottlenecks in implementing dynamic spectrum access is reliably
detecting primary users before deciding on the frequency, channel, access and modu-
lations formats of transmission for the secondary user. The problem of primary user
detection is further complicated by multi-path fading and hidden node / shadowing
e↵ects [3]. Some of these problems can be mitigated somewhat by using cooperative
techniques across multiple sensors [63]. However, the issue of identifying primary user
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Figure 2.6: A narrowband, wide-tuning approach for signal transmission
activity with varying modulation formats and signal power levels, over a wide swathe
of spectrum, using limited power continues to confound the industry.
From an SNR perspective, the optimal method for signal detection is a matched
filter. However, such coherent detection techniques require a priori knowledge of the
primary user signal and modulation format. Worse still, a cognitive radio based on co-
herent detection with matched filters would require a dedicated radio for each primary
user class. One method to address this problem is to employ a blind, non-coherent
detection scheme using energy detection. Despite the implementation simplicity of this
approach, non-coherent energy detection schemes require a large number of samples
[O(1/SNR2)] and therefore, a longer sensing time. Moreover, such a scheme would be
unable to distinguish noise and in-band interference from primary user signals, or work
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for spread spectrum signals (direct sequence and frequency hopped). An intermediate
approach would be to use feature detectors which rely on some knowledge (or feature)
of the primary user. Cyclostationary feature detectors rely on detecting the built-
in periodicity of modulated signals such as their carrier frequency, bit rate, repeated
spreading, pulse strains, hopping sequences, and pilots. Moreover, even in the absence
of clock timing or phase knowledge, cyclostationary feature detectors obtain consider-
able improvement in detection performance [64]. A brief description of the spectral
correlation function on which cyclostationary feature detectors are based is provided in
Appendix A.
Spectrum Sensing Architectures:
There are two fundamentally distinct options for realizing a spectrum sensing receiver
for an SDR front-end: a scanner type, and a wide instantaneous bandwidth digitizer
type
1. Scanner: In this scheme, a narrowband, wide-tuning receiver scans and digitizes
the entire bandwidth (similar to a spectrum analyzer) for analysis. The digi-
tal backend processes each band sequentially and stitches the frequency domain
outputs to obtain a spectral map of the environment. The architecture used for
this scheme is very similar to that used in the signaling receiver discussed above
(Fig. 2.2. However, in order to overcome issues such as multi-path, fading, hid-
den nodes, interference problems, etc [3, 65], the sensitivity and dynamic range
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requirements of the architecture are more challenging than the signaling scheme.
Moreover, note that sensing is a blind detection problem, as opposed to signaling
where a priori knowledge of the transmitted signal is available.
Although the scanning architecture is able to re-use much of the signaling architec-
ture (or vice versa), this detection technique su↵ers from multiple short-comings.
These systems lack the agility to be able to detect any fast-hopping signals. Fre-
quency domain stitching is power hungry in the digital domain due to the phase
distortion of the analog filters. Moreover, stitching the frequency domain infor-
mation from several scans is imperfect in the face of multi-path; consequently,
signals spanning across multiple scan bandwidths are imperfectly reconstructed.
Due to these and other reasons, it is desirable to construct a real-time instanta-
neous bandwidth digitizer (similar to J. Mitola’s original software radio idea) in
the spectrum sensor.
2. Wide instantaneous band digitizer: Unlike the scanning type architecture, a wide
instantaneous band digitizer is expected to digitize the entire wide RF bandwidth
instantly, and perform the digitization in a real-time fashion. Understandably, the
wideband digitizer has widely been considered as the bottleneck to the realization
of the SDR based cognitive radio. A number of e↵orts in recent years have focused
on wider bandwidths, broadband matching, higher front-end linearity, and most
importantly, wideband analog to digital converters.
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Several architectures have been proposed for the RF front-end. Of these, the
most popular is the extension of the traditional receiver architecture as shown in
Fig. 2.7 e↵ectively performing an RF to digital conversion (R-to-D). As shown, the
front-end requires a wideband LNA prior to the digitizer. Moreover the front-end
needs to handle a very large dynamic range due to the large peak to average power
ratio (PAPR) of wideband signals. The increase in PAPR for wide bandwidths is
described in Fig. 6.4. As shown, the PAPR for the narrowband signals is only 2,
while that for the wideband signal (5 times the bandwidth) with multiple signals,
all having similar powers, is 10. As a result of the large PAPR of the wideband
inputs, a very linear front-end is required. The linearity requirements of the LNA
have been addressed in [66–68]. Another approach using an LNTA followed by
mixers is discussed in [41]. Moreover, passive mixer first topologies have been
proposed for high IIP3 performance [42].
Digitizer DSPRF signal
Decoded 
data
I
Q
Figure 2.7: A wideband RF to digital conversion architecture for spectrum sensing
The digitizer block shown in the figure is essentially an ADC with performance
specifications beyond that capable using state-of-the-art converters discussed in
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Figure 2.8: PAPR increase in wideband signals compared to narrowband signals
Section 2.2.1. This wideband digitizer can be implemented in multiple ways, all
based on some form of multiplexing in order to ease the requirements on the ADCs.
A multiplexed broadband approach using time-interleaving as shown in Fig. 2.9
was proposed in [69]. This scheme reduces the sampling rate of ADCs. However,
all the ADCs still see the full bandwidth, and therefore, still require high dynamic
range capability. Also, the sample and hold circuitry remains di cult to design.
In order to reduce the dynamic range requirements on the ADCs, it is possible to
transform the signal to a di↵erent domain prior to digitization [70]. Specifically,
a frequency domain transform is particularly attractive [71]. A frequency domain
transform can be approximated in practice using band-pass filters for channel-
ization, as proposed in [72]. This reduces the dynamic range requirements of
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the ADCs but introduces the problem of designing impractically sharp band-pass
filters. In [73], replacing sharp band-pass filters by frequency down-converters
followed by sharp low-pass filters eliminates this problem as shown in Fig. 2.10.
However, these are based on PLLs, mixers and low-pass filters [74], or on injection
locked oscillators [75]4 , and can be power hungry. Moreover, harmonic mixing of
signals within the SDR input bandwidth severely corrupts the channelized base-
band signals. Additionally, signal reconstruction from the digitized filter-bank
outputs is challenging.
ADC
ADC
ADC
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f1
f1
f1
DSP
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data
PSD
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I Q
f1
I Q
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Figure 2.10: Low pass filterbank approach for channelization
4 Note that injection locked oscillators have the advantage of a larger noise suppression bandwidth
(⇡ lock range) [76] and provide better reciprocal mixing robustness compared to PLLs (assuming the
reference phase noise is better than the VCO phase noise).
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In this thesis, we propose a digitizer approach based on frequency discrimination
using an analog domain DFT followed by ADCs (Fig. 6.2). This technique enjoys
the advantages of analog domain frequency discrimination: channelization and
consequent ADC dynamic range reduction. In addition, it also enjoys an ultra-
low power implementation, signal spreading benefits, no harmonic mixing problem,
and simple reconstruction in the digital domain. Details on the architecture and
implementation is included in Chapter 6.
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Figure 2.11: An envisioned SDR architecture enabled by CRAFT
2.4 Conclusions
In this chapter, several software defined radio architectures for cognitive radio applica-
tions were discussed. The SDR system was divided into two functional blocks: signaling
and sensing. Novel architectures for each of the blocks were reviewed. Additionally, new
circuit topologies that are potential candidates for satisfying the required specifications
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were reviewed. Specifically, wideband, and wide-tuning range, and programmable cir-
cuits for RF and baseband filters, low noise amplifiers, mixers, frequency synthesizers,
power amplifiers, and analog to digital and digital to analog circuits were discussed.
Existing architectures for tackling the extremely challenging problem of wideband spec-
trum sensing was explored, and a new architecture for the same was proposed.
Chapter 3
Wideband Voltage Controlled
Oscillator
3.1 Introduction
In this chapter, we explore techniques to increase the tuning-range of VCOs while main-
taining adequate phase noise and power dissipation performance over the tuning range.
Two popular oscillator architectures: LC tank based, and ring based, are considered
for SDR signaling and spectrum scanning applications. Of these, LC tank VCOs are
traditionally well suited for their superior phase noise and low power consumption at
radio frequencies, and are therefore the preferred choice. However, LC tank VCOs are
notorious for their lower tuning range as compared to ring oscillators. In this work, we
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select the LC tank oscillator and devise a scheme based on switched inductors, and ca-
pacitor array optimization, to extend the desirable power and phase noise properties of
LC VCOs over a wide tuning range for use in SDR signaling (and sensing) applications.
3.2 Frequency Tuning Options in LC Tank VCOs
The frequency of oscillation of an LC tank is given by:
f0 =
1
2⇡
p
LC
(3.1)
Frequency variation can be realized by changing the capacitance and/or the induc-
tance. For wide tuning ranges, traditional tuning by varying the capacitance with a fixed
inductance is disadvantageous. For such wide ranges, switched-inductor resonators of-
fer distinct advantages [77–80] as discussed below. The popular cross-coupled LC VCO
topology has been used for the discussion.
3.2.1 Tuning range
Theoretical Analysis The tuning range of LC oscillators can be estimated using
Barkhausen’s startup condition as shown below1 :
gmRp   1 from the startup condition
) gmQ2Rs = gm!
2L2Rs
R2s
= gm
L
RsC
  1 (3.2)
1 Here, we assume that the tank Q is dominated by the Q of the inductor at our frequencies of
interest.
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where gm is the transconductance of the active circuitry, and Rp is the equivalent parallel
resistance of the tank. To the first order, the parasitic resistance, Rs, of the inductor is
proportional to its inductance, L, and the expression reduces to
gm
C
  KL (3.3)
where KL is the constant of proportionality, i.e. Rs = KLL.
Insight As seen from the analysis above, the tuning range of capacitively tuned oscil-
lators is limited by the parasitic capacitance (say, Cmin) at the highest frequency, and
the startup criterion ( gmCmax = KL) derived in (3.3) at the lowest frequency. This range
of capacitances, Cmin to Cmax, determines the tuning range that can be obtained in
capacitively tuned oscillators:
fmin =
1
2⇡
p
LCmin
to fmax =
1
2⇡
p
LCmax
(3.4)
However, if a di↵erent inductance is used with the same variable capacitors (Cmin to
Cmax) in parallel to it, a new set of fmin and fmax are obtained from equation (3.4), and
therefore a new frequency range can be covered. This is because, assuming a constant
KL, equation (3.3) remains valid for all values of Cmin  C  Cmax even for the new
inductor. Therefore, switching between di↵erent inductance values enables the oscillator
startup criteria to be fulfilled over di↵erent sets of frequency ranges. Consequently, for
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non-overlapping bands, the total tuning range obtained becomes the sum of the tuning
ranges of each frequency band obtained from switching between inductance values.
Additionally, inductance variation ensures that the tuning range is no longer theo-
retically limited (by the startup condition for instance). A practical limit is imposed
by the range of inductance values implementable without degrading the L/Rs ratio.
Consequently, the tuning range can be increased significantly, limited only by the con-
straints in the physical implementation of the specific variable inductance scheme used.
This provides a convenient means for obtaining extremely wide tuning ranges in LC
VCOs.
3.2.2 Phase Noise
Theoretical Analysis The approximate phase noise of an LC oscillator is derived
from Leeson’s model2 in (3.5). In resonators dominated by the inductor Q, and for !0
  Q !, equation (3.5) reduces to (3.6).
L( !) = 10 log
"
2FkT
Psig
(
1 +
✓
!0
2Q !
◆2)#
(3.5)
⇡ 10 log
⇢
kTFRs
2V 2rms
⇣ !0
 !
⌘2 
(3.6)
Here ! is the frequency o↵set, F is the excess noise factor, Rs is the inductor’s parasitic
series resistance, Psig is the signal power, !0 is the oscillation frequency, and Q is the
inductor’s quality factor.
2 Note that this equation holds even if the active devices (and not the resonator) are the main
contributor towards the phase noise in the circuit [81].
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To the first order, Rs is proportional to L, and the expression approximately reduces
to (3.7)
L( !) ⇡ 10 log
⇢
kTFKLL
2V 2rms
⇣ !0
 !
⌘2 
(3.7)
where KL is the constant of proportionality.
Insight As seen in the analysis above, the phase noise becomes directly proportional to
!2L as kTFKL( !Vrms)2 is a constant. For traditional LC VCOs with constant inductance and
employing capacitive tuning, the phase noise is proportional to !2. Consequently, even
if the phase noise of the oscillator is carefully optimized for the lowest frequency, it is
bound to degrade at the higher frequencies as shown by the solid blue line in Fig. 3.1(a).
However, from (3.1), for a constant capacitance, !2L is a constant. Therefore, if the
resonator can be tuned using inductance tuning with a constant capacitance, the phase
noise would remain constant with frequency (to the first order) as shown by the dotted
green line in Fig. 3.1(a). Since inductance tuning is not realizable in bulk-CMOS pro-
cesses, we use a combination of inductance switching and capacitance tuning to obtain
a suitable compromise as shown by the dashed red line in Fig. 3.1(a). Consequently,
the worst case phase noise shows considerable improvement for switched-inductor res-
onators.
The improvement in phase noise by the introduction of a switch might at first seem
counter-intuitive. For an LC tank dominated by the inductor Q, introducing a switch
42
Worst case power
Po
w
er
 (l
og
 sc
al
e)
(b) Frequency (log scale)
C tuning
L tuning
L+CWorst case 
phase noise
Ph
as
e 
no
is
e 
(d
B
c/
H
z)
(a) Frequency (log scale)
C tuning
L tuning
L+C
← Large tuning range  → ← Large tuning range  →
Figure 3.1: VCO power and phase noise for alternate frequency tuning options
degrades the quality factor of the tank. However, as expressed in equation (3.6), the
phase noise expression depends on the parasitic series resistance of the inductor, rather
than its quality factor. Therefore, as long as the parasitic resistance introduced by the
switch is lower than the parasitic resistance of the inductor switched out, there is a net
phase noise improvement due to the switching.
Literature Survey In this regard, it is instructive to review the past literature on
LC VCOs to gain further insight based on our analysis. Fig. 3.2 shows the phase
noise versus frequency of LC VCOs operating between 900MHz and 10GHz published
in IEEE journals and conferences between 1992 and 2010. Assuming that the VCOs
were optimized at each frequency for overall performance with complete freedom over the
choice of a suitable inductance, the plot is expected to roughly signify inductance tuning
over the frequency range. Consequently, a flat overall trend is expected (instead of the
commonly accepted 20dB/decade thumbrule). The trendline shows a 8.8dB/decade
increase with frequency. The deviation from a flat trend can be attributed to a number
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of factors including:
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Figure 3.2: A literature survey of LC VCO phase noise versus frequency (log scale) in
IEEE journals and conference proceedings appearing between 1992 and 2010
1) Design requirements: The phase noise requirements in the di↵erent standards
are relatively more relaxed at the higher frequencies, encouraging optimization of some
other performance specifications (eg. power dissipation) at the cost of phase noise.
2) Higher order e↵ects: Skin and proximity e↵ects at higher frequencies degrade the
phase noise at the higher frequencies.
3) Implementation issues: Due to implementation issues, designs at higher frequencies
are not necessarily optimized to use the smallest inductance possible. Smaller inductors
in IC technologies tend to have lower quality factors as a result of lower number of turns
and/or smaller footprints. Small inductors also su↵er from lower modeling accuracy and
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larger process variation. Additionally, they are less robust to startup in the face of pro-
cess variation. As seen in equation (3.7), writing !2 = 1LC , we note that the phase noise
is inversely proportional to the capacitance. Therefore, using a larger inductance than
is optimal implies a smaller capacitance at a particular frequency, and consequently, a
degradation in phase noise.
These e↵ects therefore combine constructively to degrade the phase noise slope with
frequency as observed in literature.
3.2.3 Power
Theoretical Analysis The power dissipation, for a constant voltage swing (Vsw), can
be derived as,
Vsw ⇡ RpIbias = Q2RsIbias = (!L)
2
Rs
Ibias =
(!0L)2
Rs
Power
VDD
) Power = RsVswVDD
(!0L)2
(3.8)
where Vsw is the oscillator signal swing, and Ibias is the bias current in the oscillator.
Again, to the first order, Rs is proportional to L, and therefore, the power dissipation
becomes inversely proportional to !2L as given by
Power =
KLVswVDD
!2L
(3.9)
where KL is the constant of proportionality.
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Insight For the traditional capacitive tuning scheme using a constant inductance, the
power is inversely proportional to !2. Consequently, even if the power dissipation is
optimized at the highest frequency, it is bound to degrade at the lower frequencies as
shown by the solid blue line in Fig. 3.1(b). Again, in the case of pure inductance tuning
the power dissipation remains constant (to the first order) versus frequency as shown
by the dotted green line in Fig. 3.1(b). The tuning technique using switched inductance
and variable capacitance provides a suitable compromise between these two methods
with improved power dissipation, in comparison to the traditionally used fixed inductor,
variable capacitance scheme, as shown by the dashed red line in Fig. 3.1(b). Therefore,
as seen through the simple analysis above, inductor switching provides a combination
of improved phase noise and improved power alongside a wide tuning range providing
an optimal basis for wideband applications.
As seen from the first order analysis above, inductance switching in VCOs provides a
powerful technique for significant increase in the tuning range of LC VCOs without
a↵ecting their phase noise and power performance. Consequently, this technique can be
used for extending the optimization frameworks developed for LC VCOs ( [82], [83]) to
wide tuning ranges without adversely a↵ecting their performance.
Literature Survey Again, a review of the past literature on LC VCOs is insight-
ful. Fig. 3.3 shows the power dissipation versus frequency of LC VCOs operating be-
tween 900MHz and 10GHz published between 1992 and 2010. As explained above, the
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plot is expected to approximately signify inductance tuning over the frequency range,
and consequently, a flat overall trend is expected (instead of the commonly accepted
 20dB/decade thumbrule). The trendline shows a 0.06dB/decade decrease with fre-
quency. In this case, the same factors, described while discussing the phase noise trend,
reappear. However, instead of adding up, their e↵ects oppose and nullify each other.
These e↵ects are further explained below:
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Figure 3.3: A literature survey of LC VCO power versus frequency (log log plot) in
IEEE journals and conference proceedings appearing between 1992 and 2010
1) Design requirements: As discussed earlier, the relaxed phase noise requirements
in the relatively higher frequencies allows optimization of power dissipation at these
frequencies. So power dissipation reduces slightly with increasing frequency.
2) Higher order e↵ects: Skin and proximity e↵ects at higher frequencies increase the
power dissipation at the higher frequencies.
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3) Implementation issues: As discussed earlier, designs at higher frequencies are not
necessarily optimized to use the smallest inductance possible. As seen in equation (3.9),
writing !2 = 1LC , we note that the power is directly proportional to C. Therefore,
using a larger inductance than is optimal implies a smaller capacitance at a particular
frequency, and consequently, a reduction in the power consumption.
These opposing e↵ects therefore nullify each other to provide a relatively flat power
dissipation slope with frequency.
3.3 Resonator Synthesis
We consider the problem of trying to meet a certain tuning range and a phase noise
specification over that range while staying within a fixed power budget. In this section,
we develop a simple scheme for designing a resonator, using a switched-inductor if
necessary, to cover the required frequency range. As described in Section 3.2, apart
from a larger tuning range, inductor switching can also provide phase noise and power
benefits. In this paper, we will design the resonator with a primary emphasis on the
tuning range. We will then verify the worst case power dissipation and phase noise,
to the first order, against a given set of specifications in Section 3.4.1, and modify
the design, if necessary, in order to meet these specifications. This provides a starting
solution with the minimum number of inductor switches, and is therefore not only the
easiest to work with, but also provides a solution fairly close to the optimum possible.
This will be further elaborated using a specific design example in Section 3.4.1. In
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this design example, we shall assume that we start with a large inductor and short out
portions of it to reduce the inductance. However, it is possible to think of starting with
a large inductor and then using a smaller portion of it, i.e., leaving the excess open, as
an alternate method to reduce inductance.
For the present design, let the tuning range specification for the oscillator be fmin to
fmax. We start with a resonator comprising an inductor L1, a switched capacitor bank,
and a varactor. Let these combine to provide fmin as the minimum frequency of oscilla-
tion. For this, the inductor and capacitor bank are selected, such that, for the smallest
inductor, Barkhausen’s magnitude criterion for oscillation is just met at the lowest fre-
quency of interest, fmin [82]. Next, we estimate the total capacitive parasitics of (a) the
varactor, (b) the switched capacitor bank when switched o↵, (c) the transconductance
cells, and (d) the inductor. Let the estimate of these combined parasitic capactiances
be called Cpar. Using this estimate, we calculate the maximum frequency that can be
obtained using this resonator: f1,max = 1/(2⇡
p
L1Cpar). If the maximum frequency
obtainable, f1,max is greater than fmax, we have fulfilled the requirements of the desired
resonator. If this frequency is less than fmax, an inductor switch needs to be introduced.
We now find a second inductor value, L2 < L1 to cover the remaining frequency
range. L2 can be obtained by switching out a portion3 of the inductor L1. L2 is
calculated as the smallest inductor that provides a minimum frequency of oscillation
3 Although a switched inductor example is used in this section, this analysis is valid for other
techniques that may be used to vary the tank inductance.
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f2,min < f1,max with some frequency overlap. The frequency overlap is designed to ac-
count for the capacitive parasitics of the inductor switch, the uncertainty in determining
the parasitics, and process and temperature variation. For obtaining f2,min, L2 and a
part of the capacitor bank is selected4 so that Barkhausen’s criteria for oscillation
are just met at this frequency. Now, using L2 and Cpar, the maximum frequency of
oscillation f2,max is determined. If f2,max > fmax, the resonator design is complete.
The switched out portion of the inductor equals L1  L2, and this denotes the position
at which the switch needs to be added. In case f2,max is not high enough, a second
switch needs to be added. We find another inductor value L3 < L2 following a similar
procedure as had been used for determining L2. We check if f3,max > fmax, and, if not,
we continue adding inductor switches until the entire frequency range is covered. The
design methodology described above is summarized for a single switch case in Fig. 3.4.
3.4 Prototype I
In this section, we will focus on a design example for building further insight, dis-
cussing implementation issues, and developing a prototype design as a proof of concept.
For this, we use a frequency floorplan spanning 3.3-8.3 GHz and target a CMOS only
implementation in the IBM 130nm SiGe BiCMOS technology. For our particular ap-
plication, since phase noise and power are the important criteria being considered, the
4 It is assumed that switching the inductor lowers its quality factor. Therefore, for the same gm,
Barkhausen’s criteria can no longer be fulfilled by the entire capacitor bank in combination with the
switched-inductor (eqn. 3.2).
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Figure 3.4: Summary of design methodology described in Section 3.3
cross-coupled nMOS-pMOS topology in Fig. 3.5 is an appropriate choice [82].
3.4.1 Simple Model for Design Space Exploration
In accordance to our approach in Section 3.3, we begin the design by calculating the
minimum inductance that enables us to obtain fmin = 3.3GHz. The design of the VCO
core has been explored in detail for this topology [82], [83], and we base our design
on the same framework. The inductance L1 is fixed at 1200pH, and a 5 bit capacitor
array is designed accordingly. f1,max is found to be 6.1GHz from circuit simulation.
Since this value is less than the required fmax = 8.3GHz, we add a switch to the
inductor. An nMOS transistor switch is considered by virtue of its lower on-resistance,
and an estimate of the parasitics of this switch is obtained from circuit simulation.
Now, a simplified model of the switched-inductor resonator is constructed as shown in
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Vtune
Vsw
Capacitor bank selection
...
Ibias
Figure 3.5: Cross-coupled nMOS pMOS topology used for the prototype design
Fig. 3.6(a). Using the switch, two frequency bands are obtained as shown in Fig. 3.4.
Here L1 and L2 are the e↵ective inductances when the switch is o↵ and on respectively,
Cpar is the minimum capacitance attainable, and C1, C2, ..., C5 form the capacitor bank,
as shown in the figure. We also define a switching ratio k = (L1 L2)/L1, where(ideally)
L1   L2 is the fraction of the inductor switched out.
We begin with simple models for the switch in Fig. 3.6(a) based on its region of
operation. When o↵ (transistor in cut-o↵), the switch can be modeled as a capacitor
(Csw ⇡ (Cgd + Cdb)/2), as shown in (Fig. 3.6(b)). When on (transistor in triode), it
can be modeled as a resistor in parallel with the switched out part of the inductor,
as shown in Fig. 3.6(c). Since the switch widths being considered result in a very low
on-resistance, the parasitic capacitance appearing in parallel with this small resistance
can be ignored when the transistor is on (operating in the triode region). Using parallel
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Figure 3.6: Modeling of the switched resonator, and parallel series transformations: (a)
Simple model for switched resonator (b) Resonator when the switch is o↵ (c) Resonator
when the switch is on (d) All parasitic resistances absorbed into Rs when the switch is
on (e) Parallel RLC equivalent for both switch on and o↵ cases
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to series transformations, we can absorb the switch parasitics into the inductor branch.
An equivalent parallel RLC tank can then be constructed using series to parallel trans-
formations of the combined inductor branch parasitics (Fig. 3.6(a) to Fig. 3.6(e)). As
evident, the inductor switch introduces parasitics that impact the performance. This
comes as a price paid for the wider frequency range obtained, and as we will see, the
technique is not beneficial for narrowband tuning.
Now, from an exploration of the design space using this simple model we will de-
termine: 1) the range of possible k values based on the tuning range specifications, 2)
for what values of k, switching the inductor is beneficial from a phase noise view-point,
and 3) an approximate optimal switch size.
We plot the variables f1,max (marked ideal), f2,min, and f2,max, as described in
Section IV, versus varying k in Fig. 3.7(a). Since a particular switch width has not
been determined yet, we analyze the tuning range with an ideal switch ignoring the
capacitive parasitics for the time being. Later, we will revise the analysis with the
switch capacitance included in our calculations. Based on our specifications, f2,min has
to be lower than f1,max which provides an upper limit of 0.58 for k (condition 1) as
shown in Fig. 3.7(a). Also, we obtain a lower limit of 0.47 for k (condition 2) in order
to ensure f2,max > 8.3GHz as shown in Fig. 3.7(a).
Now from equation (3.6), observe that for resonators dominated by the inductor
Q, the phase noise reduces with a reduction in the e↵ective series resistance, Rser (as
defined in Fig. 3.6(d)). Fig. 3.7(b) shows a plot of Rser vs. k, calculated analytically,
54
0 0.2 0.4 0.6 0.8 1
0
1
2
3
4
5
6
7
  k  
(b)  
Se
rie
s R
es
ist
an
ce
 (Ω
)
 
 
0 0.2 0.4 0.6 0.8 1
0
10
20
30
40
50
60
  k  
(d)  
Po
w
er
 a
t f
2,
m
in
(m
W
)
0 0.2 0.4 0.6 0.8 1
−130
−125
−120
−115
−110
−105
 k 
(c)
Ph
as
e 
no
ise
 a
t f
m
ax
(dB
c/H
z) 
0 0.2 0.4 0.6 0.8 1
0
5
10
15
8.3
  k  
(a)  
Fr
eq
ue
nc
y 
(G
Hz
)
W = 100µm W=300µm W=500µm W=700µm
f2,max
k = 0.58k = 0.47 k = 0.39
k = 0.47
f1,max
f1,max(ideal)
f
max
 NOT ATTAINABLE f
max
 ATTAINABLE
f2,min
R
s
 = 2.4Ω
Figure 3.7: Calculated values vs. switching ratio (k) and nMOS switch widths (W for a
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and an upper limit for k based on the given specifications, (b) Rser (see Fig. 3.6(d));
here r(Fig. 3.6(d)) = 2.64⌦, (c) Worst case phase noise calculated at fmax, and (d)
Worst case power dissipation calculated at f2,min
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in the higher frequency band for di↵erent device widths. It is required that Rser be
lower than the e↵ective parasitic resistance of an un-switched-inductor (Rs = 2.64⌦) so
as to obtain a phase noise benefit from switching. Note from Fig. 3.7(b) that a phase
noise benefit cannot be obtained using a switch of width 100µm. For a switch of width
500µm, a phase noise benefit will be obtained for values of k > 0.39 as shown. This
criterion provides another lower limit for k (condition 3).
Let us now plot the worst case phase noise and power dissipation for varying k and
switch widths based on our simplified models. We had derived an expression for phase
noise in (3.6). Due to the !2 term in the expression, the worst case phase noise occurs
at fmax. The phase noise at fmax is plotted in Fig. 3.7(c). Our criterion for obtaining
fmax (condition 2) is also incorporated in this figure, and the phase noise is plotted only
for values of k for which condition 2 is fulfilled. Similarly, we had derived the power
dissipation in (3.8). Note that the worst case value occurs either at f1,min or f2,min.
Since, in practical implementations, the inductor Q inevitably degrades on the addition
of a switch, the worst case power performance is expected to occur at the frequency
f2,min. The power dissipation at f2,min is plotted in Fig. 3.7(d).
Both these plots (Fig. 3.7(c, d)) suggest an improvement in performance with an
increasing value of k. Also, we note that the performance benefits from increasing the
transistor width diminish beyond 500µm. However, the parasitic capacitance continues
to increase linearly with increasing width, reducing the maximum frequency obtained.
Also, in a practical implementation, using a larger switch causes a degradation of the
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inductor quality factor due to various higher order e↵ects as will be introduced in
Section 3.4.2. Based on these considerations, we identify an approximate width of
500µm as the optimum transistor width for switching.
Using this value of switch transistor width, we re-estimate a more realistic value of
f2,min, and plot it in Fig. 3.7(a) (shown using dotted lines). As a result, condition 1
is revised to k < 0.55. Also, condition 3 is fixed at k > 0.39 for a transistor width of
500µm. Based on these three conditions obtained in our example, we identify 0.47 <
k < 0.55 as possible values that fulfill the given tuning specifications, and also provide a
phase noise benefit from switching. Also, from Fig. 3.7(c, d), using the largest k within
the given range provides the best power and phase noise performance. However, a lower
k value would safeguard a continuous tuning range in the face of PVT variations by
ensuring overlap of the two frequency bands. Therefore, both these factors need to be
considered when selecting a particular value of k for a given application.
3.4.2 Proposed Switched Inductor Implementation
The new switched-inductor implementation as first proposed in [77] is shown in Fig. 3.8.
An octagonal inductor with a single switch positioned within and underneath it is
designed. For the switching ratio (k = (L1   L2)/L1) obtained in Section 3.4.1, the
inductor switch has to be physically connected between the arms of the inductor’s inner
coil. A 500µm wide nMOS transistor (low resistance) is used as the switch, and is
positioned directly underneath and within the inductor coil. When the switch is o↵,
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the entire inductor is included in the circuit. When the switch is on, the inner coil is
switched out, and only the outer coil inductance is included. This provides the two
inductance values L1 and L2 required for our design.
Figure 3.8: 3-D view of the switched inductor with the switch shown at a lower tier in
the center of the inductor
As compared to placing the switch outside the spiral, this scheme reduces the e↵ects
of interconnect parasitics significantly. Higher order electromagnetic (EM) e↵ects of
placing the transistor underneath the inductor were considered, and the switch is placed
away from the traces in order to reduce unpredictable capacitive coupling e↵ects which
dominate over magnetic e↵ects at the frequencies of interest. Also, in this switching
scheme, the relatively lower quality inner coil [84] of the inductor is switched out, as
compared to previous designs [85], thereby promising a better phase noise performance.
The large switch size adds parasitic capacitance to the LC tank. However, by placing
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the switch close to the midpoint (small signal ground) of the di↵erential inductor, the
e↵ect of these parasitics is considerably reduced. Further, a high resistance substrate
underneath the inductor in conjunction with a patterned ground shield [86] are used to
improve the quality factor of the inductor.
The E↵ect of Mutual Coupling
So far, we have not considered the mutual inductance between the two inductor coils.
However, in the practical implementation shown in Fig. 3.8, mutual coupling causes
the net inductance of the inductor to increase when the switch is turned o↵. The total
inductance in this case is Lcoil1 +Lcoil2 + k
0pLcoil1Lcoil2 where Lcoil1 and Lcoil2 are the
self inductances of the individual coils and k0 is the coupling coe cient between them.
When the switch is turned on, only the outer coil is functional. However, a parasitic
current that e↵ectively opposes the field due to the outer coil is induced in the shorted
inner coil. This current reduces the net inductance of the switched-inductor below
Lcoil1 , and degrades its quality factor. The e↵ective inductance and series resistance of
the switched-inductor can be calculated from electromagnetic simulations. These can
then be included in the analysis discussed in Section 3.4.1 above to incorporate higher
order e↵ects for greater accuracy.
The degradation of the inductor quality factor from the parasitic current in the
inner coil can be avoided by placing another large switch (Fig. 3.9) at the center of the
di↵erential inductor5 . A second prototype was designed based on this concept, and is
5 Note that since this device is placed at the center of the di↵erential inductor (a.c. ground), the
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discussed in Section 3.5.
Son
Son
Figure 3.9: A scheme to eliminate the parasitic current in the inner inductor loop for a
switched inductor
3.4.3 Detailed Prototype Design and Simulation
Using the analysis above, approximate values for the switch size and switching ratio k
were obtained. In this section, we will describe the design and e cient simulation of
resonator components for the prototype design based on the values of switch size and
k.
parasitic capacitance of this transistor does not adversely a↵ect the tuning range. Consequently, it is
possible to make this device large enough to have negligible resistance.
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Switched Inductor Simulation
The switched spiral inductor is shown in Fig. 3.8. The inductor was built as described
in Section 3.4.2. For selecting a particular physical location on the inductor to corre-
spond to the switching ratio k determined in Section 3.4.1, 4-port electromagnetic(EM)
simulations were performed using ADS Momentum R . Two ports were placed at the
two physical ends of the symmetric inductor, while the other two were placed at the
positions where the switch was to be inserted. The switched out inductor value was
then calculated from the 4-port S-parameter data obtained. The position of the switch-
ing point (represented by two out of the four ports) was then swept till the desired
switched-inductor value of L2 was obtained.
For the purpose of circuit simulations, an S-parameter 4-port network was used
to mimic the switched-inductor. For this, the resultant S-parameter data from the
EM simulations in ADS Momentum R  were exported to the Cadence Virtuoso R  design
environment for circuit simulations. This provided a simple and e cient way to include
EM e↵ects for the custom-made inductor in circuit simulations.
Switch Implementation
The switch was implemented using a wide nMOS transistor within and underneath
the inductor coil, as described in Section 3.4.2. The trade-o↵ between the switch on-
resistance and o↵-capacitance was analyzed in Section 3.4.1, and an approximate value
of 500µm was obtained for the nMOS switch width. Simulations were performed using
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the S-parameter black-box technique described in the previous subsection (3.4.3), and
based on these the switching ratio k, as well as the switch width, were fine-tuned and
finalized as 0.5 and 500µm respectively.
Gm cells
The W/L ratios of the gm transistors were designed based on [82], but allowing for a
maximum current of 10mA. This allows start-up at the lowest frequencies of interest
in the two bands, but causes the oscillator to function in the current limited regime
(non-optimal phase noise as discussed in [82]). Such a design technique o↵ers two
advantages: it reduces the parasitic capacitance o↵ered by the gm transistors, and it
limits the worst-case power dissipation of the VCO. Although this causes a degraded
phase noise performance at the lower frequencies, the overall worst case phase noise
is still exhibited at the highest frequencies of each band (Fig. B.4). Therefore, this
degradation does not a↵ect the overall phase noise performance of the VCO. In e↵ect,
the lower phase noise at the lowest frequencies is traded o↵ for obtaining an improved
power performance and tuning range.
Capacitor Bank
For the capacitor bank, a 5-bit, binary-weighted, di↵erential, switched, MIM capacitor
array was constructed for coarse frequency tuning. For fine frequency tuning, two
di↵erentially connected MOS varactors were utilized. Apart from enabling a larger
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tuning range, the combination of discrete and continuous tuning also ensures a desirable,
low value ofKV CO for the oscillator. The switched capacitor array was constructed using
multiple unit cells to provide good matching and ensure a monotonic frequency tuning
characteristic.
3.4.4 Measurement Results
The design was implemented using CMOS transistors only in the IBM 0.13µm SiGe
BiCMOS process. Fig. 3.10 shows a die photograph of the VCO. The total area including
the bondpads is 0.87mm2, and the area of the VCO core is 0.1mm2.
Measurement results for the prototype design are discussed below. A table com-
paring the performance of this VCO with other recent publications is shown in Table
3.3.
Switched 
Inductor
Capacitor
Bank
Figure 3.10: Die photograph of wide tuning range VCO prototype
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Tuning
For measuring the tuning range, the leakage output was coupled out by an o↵ chip
antenna to avoid the e↵ect of loading from the 50⌦ bu↵er and the probe pads. Using
the combination of discrete and continuous tuning described above, the VCO achieves
a frequency tuning range (FTR) of 87.2%, from 3.28–8.35 GHz at room temperature.
The FTR increases with a decrease in temperature to 88.6% (3.28–8.52 GHz) at 0 C. As
seen in Table 3.3, the FTR obtained betters other previously reported single inductor
wideband VCO solutions. When probed, the frequency tuning range reduces to 83.9%,
from 3.2–7.82 GHz, due to the loading by a sub-optimally designed probe bu↵er, but is
still better than prior designs.
Fig. 3.11 plots the frequency tuning of the VCO versus the capacitance added, where
x is the capacitance of a unit capacitor in the capacitor bank. The frequencies are plotted
on the y-axis against the capacitance on the x-axis. Note that all the binary weighted
capacitors are not used for switching the frequency in the high frequency band. This is
because, in the high band, the VCO fails the start-up condition for the larger capacitors
due to the reduction of the inductor quality factor.
The two frequency bands obtained by inductor switching are shown, and achieve
a 384MHz overlap (along the y-axis in Fig. 3.11). A considerable frequency overlap
when switching capacitors is also ensured through the use of suitable varactors. This
overdesign ensures a continuous frequency tuning in the face of PVT variations.
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Figure 3.11: Measured tuning range versus capacitance in terms of the ’x’, where ’x’ is
the capacitance of an unit switched capacitor
Power Dissipation
The measured variation in the power dissipation with frequency (log scale) is plotted in
Fig. 3.12. The power requirement of the VCO, as predicted for a constant voltage swing,
reduces as frequency increases in each individual band. The measured power dissipation
for the core VCO varies from 6.6 to 14.1 mW in the upper band, and 6.5 to 15.4 mW
in the lower band from a 1.6V supply. The trends expected in the variation of power
dissipation with frequency are evident (compare with Fig. B.5). The improvement in
worst case power dissipation through inductor switching, as was discussed in Section 3.2,
is also obtained.
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Figure 3.12: Measured power dissipation versus frequency (log log plot)
Phase Noise
For phase noise measurement, a bu↵er was included on chip in order to drive a 50⌦
environment. The probed di↵erential outputs were converted to a single-ended sig-
nal compatible with the measurement apparatus using an o↵-chip balun. Phase noise
measurements were performed using an HP E4407B spectrum analyzer. A screenshot
of the phase noise measurements at the lowest frequency point (3.28GHz) is shown in
Fig. 3.13. The variation of the phase noise with the frequency (log scale) is shown in
Fig. 3.14. The phase noise varies between  122 and  117.5 dBc/Hz at 1MHz o↵set
in the lower frequency band, and  119.6 and  117.2 dBc/Hz at 1MHz o↵set in the
higher frequency band. The trends expected in phase noise variation with frequency
is evident (compare with Fig. B.4). Again, an improvement in the worst case phase
noise performance through inductor switching, as was discussed in Section 3.2, is also
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obtained.
In order to evaluate and compare VCO performances, the power-frequency-tuning
normalized figure of merit (FOMPFTN ) as described in [82] was used.
FOMPFTN = 10 log
(
kT
Pdc
✓
ftune
foff
◆2)
  L(foff ) (3.10)
where foff , Pdc and L(foff ) denote relative o↵set frequency from the carrier, power
dissipation and phase noise respectively.
A temperature of 300K was used for the FOMPFTN calculations. Fig. 3.15 shows the
VCO performance over the entire frequency range. The FOMPFTN varies between 6.6
and 10.2 dB in the low frequency band, and 6.7 and 9.5 dB in the high frequency band.
As shown in Table 3.3, this design provides one of the best tuning range performances
reported to date. As seen from the excellent FOMPFTN obtained, by using the switched-
inductor technique, the phase noise and power are not compromised for obtaining this
tuning range. Also notable is the lack of significant variation in the FOMPFTN values
over such a wide tuning bandwidth. This was ensured through a carefully designed
trade-o↵ between phase noise and power across the entire tuning range.
3.5 Prototype II
In this section, we describe another switched inductor VCO, using three inductor
switches to extend the VCO tuning range to 158%. The VCO schematic is identical to
that shown in Fig. 3.5.
67
Figure 3.13: Measured VCO phase noise across o↵set frequencies from a 3.28GHz carrier
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Figure 3.14: Measured phase noise at 1MHz o↵set versus frequency (log scale)
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Figure 3.15: FOMPFTN versus frequency (log scale)
3.5.1 Switched Inductor Implementation
The inductor is implemented with 3 switches, as shown in Fig. 3.17. As shown in the
figure, only one of the switches are on at any given time. Depending on which of the
switches is on, three di↵erent inductances are obtained. The switched spiral inductor
is shown in Fig. 3.5.1. For selecting a particular physical location on the inductor
to correspond to the switching ratio k, 4-port electromagnetic(EM) simulations were
performed using Integrand EMX R  [87] (see Fig. 3.16).
Two ports were placed at the two physical ends of the symmetric inductor, while
the other ports were placed at the positions where the switch was to be inserted. The
switched out inductor value was then calculated from the 8-port S-parameter data ob-
tained. The position of the switching points (represented by six out of the eight ports)
was then swept till the desired switched-inductor values of L2 and L3 were obtained. As
69
1!© Bodhisatwa Sadhu!University of Minnesota!Figure 3.16: Summary of partial EM simulation techniques used f r VCO design
shown, an attempt was made to design the inductor such that the switches are placed
underneath the traces, (unlike in Section 3.4.2) for ease of implementation.
Simulations were performed by importing S-parameters from Integrand EMX R  into
Cadence Virtuoso R  similar to the technique described in Section 3.4.2.
Switch Implementation
The switches were implemented using wide nMOS transistors underneath the inductor
traces, as shown in Fig. 3.5.1. For Switch 1, the switch appears exactly at the small signal
ground of the inductor, and the capacitance does not a↵ect performance. Therefore, a
W
L =
1mm
60nm was used for this switch. The capacitance of Switch 2 and Switch 3 a↵ect
the tuning range more and more adversely. Therefore, these were made smaller: Switch
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Figure 3.17: An inductor with 3 switches producing 3 inductances
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Switch'1'
Switch'2'
Switch'3'
(a) Inductor implementation with three switches
Switch'1'
Switch'2'
Switch'3'
(b) Inductor implementation showing switches more clearly (transparent
top-metals)
Figure 3.18: Inductor with three switches implementation: (a) shows the inductor imple-
mentation with the three switches, and (b) shows the switch locations more distinctly;
top metals are made transparent and M1 ground shield is not shown in (b) for clarity
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2: WL =
500µm
60nm , and Switch 3:
W
L =
350µm
60nm .
A summary of results for the di↵erent inductances along with that of the unswitched
inductor (Lorig) is shown in Table 3.1.
Table 3.1: Summary of switched inductances
Case f0 (GHz) L (nH) @ f0 Q @ f0 Peak Q Peak Q freq.
Lorig 3.4 1.89 13.3 17.5 7.88
L1 1.25 1.65 7.5 11.9 1.88
L2 3.00 0.92 7.6 12.4 8.00
L3 5.00 0.36 6.9 9.0 4.37
3.5.2 Capacitor Array Implementation
For obtaining a wide-tuning range per inductance value, a large switched capacitor ar-
ray is necessary. The smallest frequency step can then be covered (with margin) using
varactors for continuous tuning. In order to maintain a low VCO gain, KV CO, the small-
est discrete frequency step needs to be minimized necessitating a small unit capacitor.
For a binary weighted capacitor array designed using multiples of unit capacitors, the
foundry rules (design rule check rules, or DRC rules) impose minimum distance between
unit capacitors causing the size of the array to grow extremely large. This array needs
to be connected using interconnect, and the interconnect parasitics begin to dominate
the characteristics of the tank. As a result, for large capacitor array design, e cient
73
techniques for design and layout are critical.
A top level layout screenshot of the second switched inductor VCO prototype is
shown in Fig. 3.19. For obtaining a large tuning range, an 8-bit capacitor array, with
a minimum switchable capacitance of 190fF, was designed. Therefore, Cmax = 48pF
and the CmaxCmin ratio of the capacitor array is 255. As shown in the figure, the size of the
capacitor array is larger than the size of the inductor. Consequently, the interconnect
parasitics begin to dominate the tank characteristics in a naive design.
The Problem of Interconnect Inductance
The parasitic inductance of interconnects in a large capacitor array can be significantly
detrimental to the VCO performance. Some of these e↵ects are discussed below.
1. Altered frequency of oscillation:
As a result of parasitic interconnects, the overall inductance and capacitance of
the tank is altered. As seen from the example in Fig. 3.19, the interconnects
traverse a length almost equal to the length of the inductor coil. This results
in an oscillation frequency di↵erent from the performance in schematic, or even
extracted simulations6 . This e↵ect is shown diagrammatically in Fig. 3.20. The
VCO on the right shows the alteration of the oscillation frequency due to the e↵ect
of interconnect inductance.
2. Parasitic oscillation modes:
6 Most extractors do not model parasitic inductance. Even when they do, modeling accuracy is
typically poor.
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Figure 3.19: A layout snapshot of the VCO prototype II showing the switched capacitor
array design
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Figure 3.20: The adverse e↵ects of interconnect inductance on VCO performance; par-
asitic inductors are shown in red
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The parasitic inductance, being of the order of magnitude of the tank inductor,
gives rise to a higher order tank with multiple modes of oscillation. As an example,
consider the VCO shown in Fig. 3.20. As seen, the implemented VCO shown at
the top comprises a higher order tank as a result of the parasitic interconnect
inductances. The diagram on the left shows an unintended mode of oscillation,
where, at the frequency of oscillation, one of the capacitors appears as a short.
Consequently, at that frequency, the parasitic interconnect inductance, alongside
another capacitor, forms a parasitic tank that oscillates at a completely di↵erent
oscillation than intended.
3. Phase noise degradation:
The parasitic interconnect inductance typically has a lower quality factor com-
pared to the intended coil inductors in a given technology. As a result, in both
the cases discussed above, the tank Q is degraded by the presence of the intercon-
nects. This, in turn, severely a↵ects the phase noise performance of the VCO.
4. Di culty in modeling:
The interconnect inductance is specifically di cult to model. It is typically neces-
sary to solve Maxwell’s equations in order to compute the inductance. Some ex-
traction tools make an estimate of the partial self-inductance of the interconnects
without solving Maxwell’s equations; however, these estimates ignore the e↵ect
of the surrounding circuit elements, as well as the mutual inductance e↵ects, and
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can be a very inaccurate for modeling purposes. Full-wave electromagnetic simu-
lators may be used for modeling; however, these simulators can handle only simple
structures, and the simulation of the entire capacitor array is typically impossible.
5. Frequency tuning di culty:
Due to the additional interconnects, each time a capacitor in the switched ca-
pacitor array is turned on, a parasitic inductor gets added to the tank. This
inductor a↵ects the frequency of oscillation, and therefore, the desired frequency
jump is not obtained. This can cause di culty in designing a well-controlled and
predictable frequency tuning characteristic.
A number of techniques can be used to minimize the adverse e↵ects of the inter-
connect inductance, as well as model it accurately. These techniques, used for this
prototype design, are discussed below.
1. Techniques to reduce interconnect inductance:
(a) Capacitor sizing: Instead of selecting one unit capacitor for the 8-bit array,
two unit capacitors were selected to minimize the total area occupied. In
e↵ect, the total capacitance was broken into two sets of 4 bits each. Each
set uses its own unit capacitor: the smaller array uses a unit capacitance of
190fF, and the larger array uses a unit capacitance of 16⇥190fF. Using this
technique, a small unit capacitor is utilized to lower the VCO gain, and a
multiplicity of unit capacitors are used for good matching in each capacitor
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set. However, by breaking the array into two parts, the area consumption is
greatly reduced. These two sets, one comprising capacitor units 1   8 and
another, 16  128, are shown in Fig. 3.19.
(b) Capacitor placement: In order to reduce the interconnects, it is necessary to
optimize the placement of capacitors. First, the capacitors need to be placed
such that their perimeter to area ratio is minimized. A circular arrangement
is preferred. However, given the fabrication limitations, an octagonal/square
placement is suitable. Fig. 3.19 shows such a low perimeter to area placement.
Second, the capacitors need to be packed as close as allowed by the foundry
rules (DRC rules). Third, the largest capacitors need to be placed closest to
the Gm cell. This can be understood by observing the parasitic tank being
formed in the left of Fig. 3.20. As seen in the figure, one of the capacitors is
e↵ectively shorted out (blue connector) at some (high) frequency to produce
an e↵ective inductance at that frequency. If the inductance at that frequency
can oscillate with the remaining capacitance, a parasitic mode oscillation
will occur. However, if the interconnect inductance is low, or the series
capacitance is low, the frequency at which this occurs is very high, and the
start-up criteria may not be fulfilled at these high frequencies. Moving the
larger capacitors toward the Gm cells reduces the interconnect inductance
associated with these capacitors, while the smaller capacitors that are further
away have larger interconnect inductances associated with them, but get
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shorted out at a much higher frequency. For the current prototype, the Gm
cell was placed closest to the largest capacitor as shown in Fig. 3.19.
(c) Interconnect meshing: One way to reduce the interconnect inductance (and
resistance) is to put them in parallel. In fact, the capacitor array can be inter-
spersed by an interconnect mesh to reduce the overall inductance. Fig. 3.19
and Fig. 4.29 shows the implementation of such an interconnect mesh.
(d) Interconnect interleaving: The capacitors are connected using interconnects
on the top and bottom plates. When ac current flows to the top plate,
the bottom plate is being simultaneously discharged. As a result, the inter-
connects connecting the top and the bottom capacitor plates always carry
currents in opposing directions. This can be exploited in the capacitor ar-
ray to reduce the e↵ect of interconnect inductance. For this, the top and
bottom plate interconnects can be interleaved with each other such that any
two adjoining interconnects carry opposing ac currents. This will cause a
reduction in the inductance due to the coupling between these interconnects.
In e↵ect, the resultant mutual inductance due to the opposing current flow
will significantly reduce the self-inductance of the interconnects. This e↵ect
is shown in Fig. 3.21
2. Techniques to reduce the impact of interconnect inductance:
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Figure 3.21: Interleaved interconnects to reduce the e↵ect of interconnect inductance
(a) Gm cell placement: As discussed above, the placement of the Gm cell is criti-
cal to reduce the e↵ect of interconnect inductance, as well as to avoid parasitic
mode oscillations. As shown in Fig. 3.22, the Gm cell can be placed in mul-
tiple ways with respect to the tank. For option 1, shown in Fig. 3.22(a),
the interconnect inductance will add to the tank inductor during normal
operation, lowering the frequency of oscillation significantly. Additionally,
parasitic modes of oscillation, as shown in the left of Fig. 3.20 can be trig-
gered. For option 2, shown in Fig. 3.22(b), the interconnect inductance does
not a↵ect the tank inductance during normal operation (unless the capaci-
tance is altered by the inductance as discussed in Section B.0.3). However,
the possibility of parasitic oscillation modes remains. Option 3, shown in
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Fig. 3.22(c), reduces the possibility of parasitic oscillation modes by reduc-
ing the distance between the Gm cell and any given capacitor (thus reducing
the maximum interconnect inductance). However, a part of the interconnect
inductance now adds to the tank inductor during normal operation. Option
3 was chosen for implementation in the Prototype II and the Gm cell was
placed between the two capacitor arrays as shown in Fig. 3.19.
Option 2
Gm cell
Option 1
Gm cell
Option 3
Gm cell
(b)(a) (c)
Figure 3.22: Di↵erent options to place the Gm cell with respect to the tank; interconnect
parasitic inductance is shown in red
3. Modeling and simulation of interconnect inductance:
As evident from the discussion above, modeling the capacitor array interconnects
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is critical to ensure desired operation of the VCO. Moreover, modeling the entire
circuit in an electromagnetic simulator is impossible due to the required compu-
tations.
For modeling the interconnects, the schematic and layout views are partitioned
into 2 parts: one that requires electromagnetic modeling, and another that does
not. A layout view with only the interconnects is exported to an electromagnetic
simulator. Results from the electromagnetic simulations (S-parameter data) is
then imported into the circuit simulation environment (Cadence R ). The resistive
and capacitive parasitics of the rest of the circuit (without the interconnects)
is extracted in the circuit simulator using extraction tools. For these extracted
circuits, the interconnect inductance is minimal and does not a↵ect the circuit
functionality and performance. A few iterations might be required to arrive at the
desired design. A flowchart of the design technique is shown in Fig. 3.23.
Switch Sizing
The MIM capacitors in the array are connected between the two di↵erential VCO out-
puts ‘Out+’ and ‘Out-’ by NMOS transistor switches as diagrammatically shown in
Fig. 3.24.
The switches contribute parasitic capacitance when o↵ reducing the tuning range of
the oscillator. Also, they contribute parasitic resistance when on degrading the phase
noise of the oscillator.
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Figure 3.24: Diagram showing the connection of capacitors in a capacitor array
A naive way of sizing these NMOS switches would be as follows: the switch for
the smallest capacitor bit is sized so as to minimally degrade the phase noise at the
highest frequency of operation (corresponding to the worst phase noise as shown in
Fig. 3.1). The other switches are sized in proportion to the increasing capacitance to
ensure a constant RC product (constant Q at a particular frequency) and a smooth
tuning curve. This sizing scheme for the lower frequency band is shown in column 4 of
Table 3.2.
However, for large capacitor banks, these proportionally sized switches contribute
considerable parasitic capacitance. Since the Q of a capacitor is given by Q = 1/!RC,
the capacitor Q improves at low frequencies. Therefore, to maintain a constant capacitor
Q, the size of the capacitor switches could a↵ord to reduce for the larger capacitors which
come into e↵ect only at these lower frequencies. Such a sizing scheme is shown in column
5 of Table 3.2.
Note also, that since the quality factor of the inductor Q = !L/Rs degrades at lower
frequencies, the Q of the capacitor bank can actually be allowed to drop at the lower
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Table 3.2: Capacitor array switch sizing (lower frequency bank)
Cap. units Max. freq
.
Ind. Q
Switch size in normalized units
Constant Constant Constant
RC cap. Q L( !)
1 3.8 15.5 1 1 1
2 3.7 15.4 2 2 2
4 3.6 15.3 4 4 4
8 3.3 14.8 8 7 7
16 3 14.2 16 15 11
32 2.5 13 32 27 16
64 2 11.3 64 51 11
128 1.4 8.6 128 88 15
⌃ = 255 ⌃ = 255 ⌃ = 195 ⌃ = 67
frequencies without a↵ecting the overall resonator quality factor as given by 1/Q =
1/Qind + 1/Qcap. Again, in this particular design, since the three largest capacitor bits
are turned on only in the low frequency band, these switch sizes can be designed to be
even smaller. The sizes can be fine-tuned through simulation so that the phase noise hits
its worst case value every time a new capacitor is switched in. Such a scheme is shown
in the last column of Table 3.2. The resultant parasitic capacitance contributed by the
switch array is therefore reduced by 73.8%, i.e., by a (255  67)/255 ratio (Table 3.2).
In e↵ect, the Q of the capacitor bank is traded o↵ with the parasitic capacitance of the
switches, thereby improving the tuning range of the oscillator.
Other novel techniques for optimizing the capacitor array for improving the tuning
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range of VCOs are discussed in Appendix B.
The measurement results from the design are presented below.
3.5.3 Measurement Results
Tuning range, phase noise, and power consumption measurements are presented. An
unprecedented tuning range of 158% in measurement is obtained for LC VCOs. An
excellent phase noise and power dissipation is maintained throughout the tuning range.
Tuning Range
The frequency tuning range (FTR) obtained from simulation spans 5.41GHz from
720MHz to 6.13GHz (158%) as shown in Fig. 3.25. The three inductances produce
three frequency bands as shown. These bands are designed to overlap to ensure contin-
uous frequency coverage in the face of process variations.
Phase Noise
The variation in phase noise measured at a 1MHZ o↵set over the tuning range is shown
in Fig. 3.26. Due to the capacitor switch size optimization for the low frequencies, the
phase noise is almost constant at these frequencies. The low frequencies were targeted
for switch size optimization because these frequencies utilize the largest capacitors, and
therefore the largest switches, contributing the maximum parasitic capacitance to the
tank. Optimizing these switches for constant phase noise as discussed in Section 3.5.2
is instrumental in the achievement of the large tuning range discussed above.
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Figure 3.25: Frequency tuning range versus capacitance in terms of the ’x’, where ’x’ is
the capacitance of a unit switched capacitor
The optimum phase noise at a 1MHz o↵set over the entire tuning range is seen to
vary between -128.4 and -116.0 dBc/Hz. The degradation in phase noise as compared
to the design described in Section 3.4 is due to the lower Q factor available in the IBM
65nm CMOS technology as compared to the IBM 130nm SiGe BiCMOS technology.
Power
The variation in power across the entire frequency range is shown in Fig. 3.27. The
overall trends in power dissipation are as expected from the analysis in Section 3.2.
The figure of merit of the VCO is plotted across the entire tuning range in Fig. 3.28,
and is seen to vary between 169 and 189 dBc/Hz with an average FOM of 176dBc/Hz
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across the frequency points7 . This represents an excellent performance suitable for
SDR type applications.
A comparison of this work with previous wide-tuning range single LC tank designs
is shown in Table 3.3. As seen from the comparison, this technique can provide much
larger tuning ranges than are currently available in the state of the art designs. Also, the
FOMPFTN of these switched inductor oscillators is a significant improvement over other
state of the art designs. Fig. 3.29 shows a number of previously published measured
VCOs in IEEE conferences and journals between 1999 and 2010. The two measured
7 Note that this average is extremely pessimistic since the density of points is much larger at the lower
frequencies that represent a lower FOM as compared to the density of points at the higher frequencies
represented by the higher FOMs in this case.
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implementations discussed in this chapter are also plotted. As seen, a much larger tuning
range, compared to other state of the art designs, is feasible using switched inductors.
Po
w
er
 (m
W
) 
Frequency (GHz) 
4 
0.6 6 
20 
Figure 3.27: Variation of VCO core power dissipation with frequency (log log plot)
3.6 Conclusions
In this chapter, inductor switching was introduced as a viable solution for obtaining very
wide tuning range oscillators with low phase noise. The advantages of inductor switching
were identified over traditional pure capacitive tuning solutions. Significant advantages
were seen to accrue from inductor switching, and a design methodology for switched-
inductor oscillators was subsequently developed. Simple models were introduced to
obtain further design insight into switched-inductor resonators. For a proof of concept,
90
FO
M
 (d
B
c/
H
z)
 
Frequency (GHz) 
160 
165 
170 
175 
180 
185 
190 
195 
200 
0 1 2 3 4 5 6 7 
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a new inductor switching scheme was proposed. A first prototype design based on
a single switch inductor was implemented in CMOS, and was seen to simultaneously
achieve a phase noise between  117.2 and  122 dBc/Hz at 1MHz frequency o↵set,
and an unprecedented tuning range of 87.2% (3.3 8.5 GHz) for single inductor LC
VCOs in measurement. A second prototype was designed based on a three switch
inductor for obtaining an increased tuning range. This prototype was seen to achieve
an unprecedented 157% (0.7 6.1 GHz) tuning range for LC VCOs. The phase noise
varies between  116.0 and  128.4 dBc/Hz at 1MHz frequency o↵set.
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Table 3.3: VCO Performance Comparison
Ref fmin tofmax FTR Phase Noise* FOMPFTN Implementation
(GHz) (%) (dBc/Hz)@1MHz (dB) [82] (µm)
[82] 2.0 to 2.6 26  125.4 to  119.4  3.1 0.35 BiCMOS
[88] 3.1 to 5.6 58.7  120.8 to  114.6 5.9 to 10.3 0.13 SOI
[40] 1.1 to 2.5 73  126.5 (f0) 5.0 to 8.5 0.18 CMOS
[89] 3.6 to 8.4 74  104 to  101.5  4.6 to 4.0 0.13 CMOS
Prototype 1 (measured) 3.3 to 8.4 87.2  122 to  117 6.6 to 10.2 0.13 CMOS
Prototype 2 (measured) 0.72 to 6.13 157  128.4 to  116.0 4.3 to 14.3 0.065 CMOS
(*Assuming 20dB/decade drop with o↵set frequency)
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Chapter 4
Low Phase Noise VCO Topologies
4.1 Introduction
This chapter presents techniques to improve the phase noise of VCOs as compared to
prior known topologies. These techniques are compatible with the switched inductor
techniques described in Chapter 3.
Phase noise in CMOS LC VCOs is fundamentally limited by the oscillation ampli-
tude, often determined by the breakdown voltage of the active devices, and the inherent
device noise. In this chapter, we outline several new topologies based on capacitive
feedback to improve the phase noise in LC VCOs. Using these topologies, we propose
a way to operate the oscillator such that the amplitude of the oscillation is not limited
by the breakdown voltages of the active device. The LC-tank is decoupled from the
active devices and the coupling ratio is set so that the oscillation amplitude can reach
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the maximum value determined by the breakdown of the passive components only.
The key idea is to expose the active devices in the oscillator to a small fraction of
the full amplitude. This can be implemented with a capacitive divider, transformer or
a similar passive decoupling device. An additional important benefit of the proposed
approach is the reduced amount of noise that is injected from the active devices into
the tank. The overall phase noise is then lowered by both the increased amplitude and
relatively lower noise injection. The large amplitude is reduced for the following (active)
stages by using capacitive dividers; note that the phase noise is not significantly a↵ected
by this amplitude division.
In this chapter, we discuss a number of VCO topologies [90], a few of which have
been explored in prior literature, and others that are novel. We will discuss and classify
the topologies by the degree to which they achieve the following objectives, all of which
are advantageous to achieving low phase noise.
1. Increased oscillation amplitude in the oscillator LC tank
2. Reduced injection of active device noise into the LC tank
3. Improved loaded tank Q (or reduced degradation of tank Q due to active device
and bias circuit loading)
4. Independent biasing of device drain and gate (or collector and base) for controlling
oscillation amplitude and the region of device operation
5. Reduced waveform distortion
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The benefits of 1, 3, and 4 above follow directly from Leesons formula [91]; the benefits
of reduced noise and waveform distortion ( 2, and 5 above) are discussed in [92].
4.2 A Family of Linearized Transconductance (LiT) VCOs
4.2.1 Cross-coupled Topology
The first topology discussed is the widely used cross-coupled VCO topology shown
in Fig. 4.1. For analysis, the circuit can be represented by an equivalent half circuit,
shown in Fig. 4.2. From this, we can see that the oscillation amplitude will be de-
termined by the Gm non-linearity; that is, the oscillation amplitude will increase until
Gm decreases to the point that it is just high enough to overcome losses in the tank,
represented by Rp in Fig. 4.2. This is shown graphically in Fig. 4.3, where Gm decreases
with increasing swing until Gm,eq = 1/Rp. Also, the Gm varies significantly over the
cycle as the MOSFET device moves from the saturated region into the triode region,
distorting the waveform and periodically reducing the tank Q as the device impedances
change with Gm. It can also be seen from Fig. 4.1 that all of the drain current noise in
the devices flows through the tank. A constant current source for biasing is typically
used as in Fig. 4.1, and all of its current noise flows into the tank as well.
The Gm non-linearity is critical in determining the phase noise in the oscillator. The
small signal transconductance (gm) is shown in Fig. 4.3 corresponding to Gm for an in-
finitesimally small amplitude of oscillation (Vg,sw = 0). This gm determines both the
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Figure 4.1: Cross-coupled VCO: Full circuit
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start-up margin and the active device noise in the oscillator. This can be understood as
follows: for a given amplitude of oscillation, the larger the Gm non-linearity, the greater
the ratio of the small signal transconductance to the equilibrium large signal transcon-
ductance (gm/Gm,eq = gm ·Rp) which is the start-up margin provided in the oscillator.
However, since gm also determines the active device noise during zero crossings (when
the oscillator is most vulnerable to phase noise [92], gm/Gm,eq = gm ·Rp, also determines
the noise to signal ratio in the oscillator. Therefore, a lower start-up margin provides
a better noise performance in the oscillator. Linearizing the transconductance curve so
as to reduce gm · Rp e↵ectively reduces the start-up margin, and therefore the noise to
signal ratio in the oscillator. Consequently, for a particular amplitude of oscillation, the
active device noise is minimized.
The desired transconductance linearization may be achieved using several feedback
techniques. These techniques can be broken up into two fundamental principles:
1. Linearization using a lower swing at the node causing non-linearity: This can be
understood using the example of a cross-coupled oscillator half-circuit shown in
Fig. 4.4. In MOSFETs, the node primarily responsible for non-linearity is the
drain. The non-linearity is caused by the MOSFET entering the triode region as
shown in Fig. 4.4(a) for a cross-coupled oscillator. However, a modified feedback
technique can be used to reduce the swing on the drain, and reduce triode oper-
ation, as shown in Fig. 4.4(b). This reduction in triode operation would linearize
the Gm curve as shown in Fig. 4.5, thereby increasing the amplitude of operation1
97
0.00 
0.02 
0.04 
0.06 
0.08 
0.10 
0.12 
0.14 
0.00 0.20 0.40 0.60 0.80 1.00 1.20 1.40 
1 
2 Increased swing 
G
m
 ,e
ff 
 (S
)  
1/Rt 
gm (∝ noise) 
Reduced noise 
ALiT 
Enters 
triode 
ACC 
Vg,sw = gate(tank) amplitude   (V) 
1 nFET cross-coupled  
Preferred Gm curve  2 
2 
Figure 4.3: Transconductance vs. voltage swing showing a typical oscillator Gm curve,
and a preferred curve for improved phase noise
.
2. E↵ective linearization by using a lower swing on the active devices through feed-
back: This can be understood using another example half-circuit model shown in
Fig. 4.6. In this case, the transistor swing is reduced due to a reduction in the
overall transconductance, and a lowering of the Gm curve as shown in Fig. 4.7.
However, as shown in Fig. 4.7, the tank amplitude is increased by the same ratio
as the lowering of the Gm curve. This causes an overall increase in the oscillation
amplitude as shown in Fig. 4.7.
1 Note that this also increases the small signal transconductance (gm) increasing the active device
noise. Later we describe a technique to achieve both larger amplitude as well as reduced noise as
discussed in Section 4.2.1.
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Next we consider a family of topologies that utilize decoupled tanks in order to
achieve large oscillation amplitudes, and low phase noise. This is achieved by some
form of transconductance linearization (LiT). We call this family Linearized Transcon-
ductance VCOs (LiTVCOs). The following LiTVCOs are considered in this chapter:
1. Drain-divider
2. Gate-divider/Drain-divider
3. Gate-divider Type B
4. Gate & Drain divider Type A - v1
5. Gate & Drain divider Type A - v2
6. Gate & Drain divider Type B - v1
7. Gate & Drain divider Type B - v2
4.2.2 Drain Divider
The first LiTVCO topology we examined is referred to here as the drain-divider topol-
ogy [93,94], and shown in Fig. 4.8. In this topology, the LC tank is moved to a location
between the gates of the two active devices, and additional biasing inductors are in-
cluded between the drains of the active devices and VDD. An equivalent half-circuit is
shown in Fig. 4.9, and the simulated change in Gm with gate voltage over the cycle is
shown in Fig. 4.10. The circuit builds up a higher oscillation amplitude across the tank
101
as in Fig. 4.10, but Gm varies much less across the cycle, and it is easier to arrange
operating conditions to prevent the devices from entering triode region, where low drain
impedance will lower the tank Q severely. We classify this circuit as a drain divider be-
cause the tank oscillation amplitude is divided onto the drains by a factor of 1/k, where
k ⇡ Cc+CdCc . An additional benefit to this circuit is that the drain current noise does not
all flow through the tank; some of it flows through the series combination of Cc and Rp,
and some through Cd. E↵ectively, due to the linearization of the Gm curve, the noise
from the active devices is reduced while maintaining the same oscillation amplitude.
Note that the output of the oscillator can be tapped at any node with almost identical
close-in phase noise performance. In case the active devices (bu↵er transistors) require a
low voltage swing input, the tank amplitude can be attenuated using capacitive dividers
(without a↵ecting the close-in phase noise adversely), or the outputs can be tapped from
a low swing node (e.g. drain node). The output nodes for the other topologies described
in this chapter can be selected based on a similar principle.
4.2.3 Gate-Divider or Base-Divider
The third topology is referred to here as the base-divider (or gate-divider) VCO [95],
and shown in the simplified schematic of Fig. 4.11. In this topology, the LC tank
remains unchanged from Fig. 4.1, but a capacitive divider reduces the signal swing to the
bases of the cross-coupled transistors. The devices are shown here as BJTs rather than
MOSFETs because this topology is primarily advantageous for bipolars. The highly
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Figure 4.8: Drain divider VCO: Full circuit
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Figure 4.9: Drain divider VCO: Half circuit
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non-linear variation in the impedance seen looking into the base of a BJT reduces the Q
of the tank and distorts the waveform; the capacitive base-divider permits a higher signal
swing across the LC tank before this e↵ect occurs. However, the maximum tank signal
swing is still limited by the collector-base breakdown voltage of the BJTs. Also note
that this topology is actually disadvantageous for MOSFETs because the triode region
of operation is increased, resulting in higher Gm non-linearity, lower tank amplitude,
increased degradation of the tank Q, and a more distorted waveform.
104
VDD
LC Tank
Cd
Cc
-1Cc
Cd
Vd
Vt It
Id
Cp Rp
VDD
LC Tank
-1
Vg
Vt It
Cp Rp
VDD
LC 
Tank
Cd
Cc
Ct
VDD
Cd
Ct
LC 
Tank
VDD
LC 
Tank
Ct
Cc
Cg
VDD
LC 
Tank
Cd
Cc
Ct
Cg
VDD
Cd
Cc
Ct
Cg
-1Ct
Cd
Vd
Vt It
Id
Cp Rp
-1Ct
Cd
Vd
Vt It
Id
Cp Rp
Cc
-1Ct
Cd
Vd
Vt It
Id
Cp Rp
Cc -1
Ct
Cd
Vd
Vt It
Id
Cp Rp Cc
Cg -1
Cd
Vd
Vt It
Id
Cp Rp Ct
Cg
Cc
LC 
Tank
VDD
Cc
Ct
LC Tank
-1
Ct
Vt It
Cp Rp
Cd
Figure 4.11: Gate divider / base divider VCO: Full circuit
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Figure 4.12: Gate divider / base divider VCO: Half circuit
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4.2.4 Gate-Divider Type B
A new topology which we refer to as Gate-divider Type B resolves many of the problems
with the base-divider topology, and is shown in Fig. 4.13. In this topology the LC tank
is moved to a position between the gates of the devices, isolated by capacitors Ct. The
equivalent half-circuit is shown in Fig. 4.14, where it can be seen that the tank oscillation
amplitude is divided onto the gates of the active devices by ratio
1
k
⇡ Ct
Cd + Ct
The tank is decoupled from the active devices, and the capacitive divider allows higher
oscillation amplitude in the tank without chances of breakdown at the device gates.
In the case of MOSFETs, this circuit is more advantageous than Fig. 4.11, because it
does not increase the region of triode operation (and corresponding Gm non-linearity)
compared to Fig. 4.1, unlike the base-divider topology of Fig. 4.11. Like the drain
divider, an additional benefit to this circuit is that the drain current noise does not all
flow through the tank; some of it flows through the series combination of Ct and Rp,
and some through Cd. If we define
1
n to be the fraction of the drain current noise that
flows into the tank, then
n ⇡ ZCd + ZCt +Rp
ZCd
=
Ct + Cd +Rp · sCd · Ct
Ct
The capacitive divider in Fig. 4.13 reduces active device loading on the tank, there-
fore tank Q is degraded less than in the case of the cross-coupled oscillator (Fig. 4.1),
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and there is less waveform distortion. However, although the Gate-divider Type B is
an improvement over the base-divider of Fig. 4.11, further improvements are possible.
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Figure 4.13: Gate divider / base divider VCO Type B: Full circuit
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Figure 4.14: Gate divider / base divider VCO Type B: Half circuit
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4.2.5 Gate & Drain Divider Type A
An advantageous new topology which we refer to as the Gate & Drain divider Type A -
v1 is shown in the simplified schematic of Fig. 4.15. It removes the constraints of the
topologies of both Fig. 4.8 and Fig. 4.11 by more completely decoupling the LC tank
from the active device terminals, providing a way to increase oscillation amplitude above
the device breakdown limits at both gate (or base) and drain (or collector), while also
reducing the e↵ects of device non-linearity at both gate and drain. The equivalent half-
circuit is shown in Fig. 4.16. Once again, 1n represents the fraction of drain current
noise that flows into the tank, and 1k represents the voltage division ratio from the tank
to the device gates, where
n ⇡ ZCc + ZCt +Rp + ZCd
ZCd
=
CtCd + CdCc + sRpCdCcCt + CtCc
CtCc
and
k ⇡ Ct + Ck
Ct
where
Ck =
CcCd
Cc + Cd
This circuit provides an increase in the oscillation amplitude using two di↵erent tech-
niques. The capacitor feedback ensures that even though the inherent device transcon-
ductance non-linearity limits the oscillation amplitude on the gate/base, the amplitude
on the tank is larger than this limitation by a factor of k. Additionally, the device
non-linearity is reduced as has been shown in Fig. 4.7 which increases the amplitude
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Figure 4.15: Gate & drain divider Type A - v1 VCO: Full circuit
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Figure 4.16: Gate & drain divider Type A - v1 VCO: Half circuit
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of oscillation even on the gate/base for a given amount of injected active device noise.
Moreover, by completely decoupling the tank from the active devices, the oscillation am-
plitude is not limited by the breakdown of these devices. To summarize, the advantages
of the Gate & Drain divider Type A - v1 topology are enumerated below:
1. Amplitude of oscillation is increased by tank to gate (base) feedback-ratio
2. The amplitude is also increased Gm linearization from a lower drain voltage swing
3. The tank is completely decoupled from the active devices, and can therefore sus-
tain much larger voltage swings
4. Only a fraction of the active device noise is injected into the tank
5. Only a fraction of the noise from the biasing circuitry flows into the tank
6. The tank Q is not degraded by the MOSFETs entering the triode region of oper-
ation, causing lower distortion, and improving the phase noise
Advantages 2 and 6 are less dominant in full BJT versions of this topology. The relative
advantages between MOSFET and BJT versions of this design is discussed further
below.
Fig. 4.17 shows a variant of the Gate & Drain divider Type A - v1 topology, referred
to as Gate & Drain divider Type A - v2. This topological rearrangement moves the LC
tank to a location between the device drains, isolated by capacitors Ct. The correspond-
ing half-circuit is shown in Fig. 4.18. By comparison with Fig. 4.16, the half-circuit of
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Fig. 4.18 shows clearly that the voltage division ratio from the tank to the device gates
is increased. That is, the fraction of the tank voltage on the device gates is lower (by
1
k ), where
k ⇡ Cl + Cg
Cl
where
Cl =
CcCt
Cc + Ct
Conversely, the fraction of the tank voltage on the device drains is higher than in
Fig. 4.16 , and is given as
Ct + C 0k
Ct
where
C 0k =
CcCd
Cc + Cg
Thus, the Gate & Drain divider Type A - v1 topology provides moreGm linearization
than the Gate & Drain divider Type A - v2 topology since the swing on the drain is
relatively lower causing lower non-linearity. However, the feedback ratio to the gate
is relatively larger for the Gate & Drain divider Type A - v2 topology as compared
to the Gate & Drain divider Type A - v1 topology, therefore increasing the amplitude
on the tank as a result of this feedback ratio. Therefore, these two topologies provide
a way to trade o↵ between the two techniques for amplitude increase depending on
the device characteristics, and the requirements for a particular design. For example,
in practical implementations, since the MOSFET non-linearity is highly dependent on
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Figure 4.17: Gate and drain divider Type A - v2 VCO: Full circuit
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Figure 4.18: Gate and drain divider Type A - v2 VCO: Half circuit
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the drain voltage swing, Gate & Drain divider Type A - v1, with its lower voltage
swing, is suitable for MOSFET implementations. On the other hand, considering BJT
versions of the same topology, the collector voltage swing does not a↵ect the BJT
non-linearity as significantly as the swing on the highly non-linear base voltage node.
Therefore, the amplitude increase from the large tank-to-gate feedback (k) ratio in
Gate & Drain divider Type A - v2 makes this topology particularly suitable for the
BJT version of the design.
4.2.6 Gate & Drain Divider Type B
Another advantageous new topology referred to as Gate & Drain divider Type B - v1
is shown in the simplified schematic of Fig. 4.19. The equivalent half-circuit is shown
in Fig. 4.20. The Gate & Drain divider Type B - v1 topology shares the same advantages
as the Gate & Drain divider Type A - v1 topology, namely:
1. Amplitude of oscillation is increased by tank to base feedback-ratio
2. The tank is completely decoupled from the active devices, and can therefore sus-
tain much larger voltage swings
3. Only a fraction of the active device noise is injected into the tank
4. Only a fraction of the noise from the biasing circuitry flows into the tank
5. For MOSFET versions, the amplitude is also increased Gm linearization from a
lower drain voltage swing
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6. Also, for MOSFET versions, the tank Q is not degraded by the MOSFETs entering
the triode region of operation, causing lower distortion, and improving the phase
noise
7. Additionally, this topology o↵ers an extra degree of freedom for the choice of
variables, and therefore provides more control over the performance specifications
for this design.
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Figure 4.19: Gate & drain divider Type B - v1 VCO: Full circuit
As discussed above, compared to the Gate & Drain divider Type A topologies,
the Gate & Drain divider Type B - v1 topology adds an additional capacitor (com-
pare Fig. 4.20 with Fig. 4.16), which now gives freedom choosing total capacitive load,
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Figure 4.20: Gate & drain divider Type B - v1 VCO: Half circuit
bias tuning, and feedback ratios (that is, there are 4 capacitors and 4 specifications).
This is particularly useful in bipolar implementations where smaller base voltage swing
is desired, due to higher device transconductance and greater non-linearity in the base-
emitter circuit.
A closely related topology is shown in Fig. 4.21, referred to as the Gate & Drain di-
vider Type B - v2 VCO. Referring to the equivalent circuit in Fig. 4.22, it can be seen
that this topology also has 4 capacitors and thus gives complete flexibility in choosing
total capacitive load, bias tuning, and feedback ratios. In fact, the Gate & Drain di-
vider Type B - v1 and the Gate & Drain divider Type B - v2 are equivalent in the sense
that one circuit can be transformed into the other, with only a change in the value of
the capacitors Cc, Cd, Ct, and Cg. Which circuit would be preferred would depend
on which one gave more convenient and easily realizable capacitor values for a given
application.
Table 4.1 shows a summary of topologies and corresponding advantages, in accor-
dance with an embodiment of the present principles. That is, Table 4.1 summarizes
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Figure 4.21: Gate & drain divider Type B - v2 VCO: Full circuit
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Figure 4.22: Gate & drain divider Type B - v2 VCO: Half circuit
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the di↵erent voltage controlled oscillator (VCO) topologies that were discussed and
compares their advantages (and disadvantages). The four aspects compared include the
amplitude of oscillation (A), the noise injected into the tank (N), the loaded quality fac-
tor of the tank due to the impact of the transconductor (Q), and the waveform distortion
due to varying resistance in the loaded tank (D). These aspects have a direct impact on
the phase noise performance of the VCO. The mechanisms for improvement/alteration
in these parameters for the di↵erent VCOs are mentioned in parentheses. Additional
comments regarding the topologies have also been emphasized in the Comment column.
As can be seen from Table 4.1, our proposed architectures improve these aspects (A, N,
Q and D) of the VCO as compared to prior art cross-coupled topologies. As a conse-
quence, the new topologies provide di↵erent mechanisms to achieve a low phase noise
performance. Table 4.1 also provides an intuition of the trade-o↵s between these topolo-
gies. The choice of a particular topology can be determined by the specific requirements
for that design.
4.3 High swing capacitor switch design
As discussed above, these topologies exploit high oscillation amplitudes in order to ob-
tain better phase noise performance. For this, the active devices are decoupled from
the tank so that the amplitude of oscillation is not limited by the active device break-
down limits. However, in order to realize large frequency tuning using these topologies,
switched capacitors are necessary. The switches are realized using active devices, and
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their possible breakdown, as well as turn-o↵, turn-on characteristics may limit the real-
izable voltage swing. Here, we discuss a technique for switched capacitor design capable
of handling large voltage swings.
Since the total voltage swing is comparable/larger than VDD, there is a possibility
for the switches in the switched capacitor array to turn on even when disabled. To
solve this problem, a series combination of two switches (2X wider than if one was used)
can be utilized as shown in Fig. 4.23. This allows the gate nodes (node B) to be small
signal opens and swing partially as shown. Consequently, the gate source voltage (Vgs)
swing is reduced allowing the switches to remain o↵ when so desired through the entire
oscillation cycle as shown in Fig. 4.23. Also, by allowing node B to be a small signal
open, the e↵ective parasitic capacitance resulting from the Cdb of the two 2X switches
is equivalent to that of one 1X switch. Therefore, there is minimal additional loading
on the tank due to this technique. pFET switches typically have a thicker oxide (the on
resistance is identical to an nFET’s) in the lower technology nodes, and can be utilized
to enable them to tolerate the large tank voltage swing.
4.4 Biasing
The LiTVCO topologies typically feature a tank that is decoupled from the active
devices. Moreover, in a number of topologies, the individual nodes in the active device
are decoupled from each other. This is unlike the traditional cross-coupled topology
shown in Fig. 4.1. As a result, it is possible to bias the active devices independently.
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Moreover, a fixed current based biasing need not be used. This voltage based biasing
can provide robustness to process, supply voltage, and temperature variations.Bit input
B
A
B
X ABX
Bit input = 0
A X
Figure 4.23: A proposed switch scheme for the high amplitude LiTVCO tank switched
capacitors
119
Table 4.1: VCO summary
Topology Advantages Figures Comments
Cross-coupled
A ! Normal
4.1, 4.2
This is the popular
topology to which we
are comparing
N ! All active + all bias
Q ! Degraded Q
D ! Distorted
Drain-divider
A! Increased (feedback), no breakdown
4.8, 4.9
The biasing network
can be tuned close to
the oscillation frequency
to improve the phase
noise
N! Fraction of active, fraction from bias
Q ! Degraded (less than cross-coupled)
D! Lower distortion than cross-coupled
Gate-divider/
base-divider
A! Increased (feedback) & reduced (gm
non-lin.)
4.11, 4.12
Not suitable for
MOSFET designs
because gm
non-linearity increases
reducing the swing
N ! All active, no bias
Q ! Degraded Q (more than cross-
coupled)
Continued on next page
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Table 4.1 – continued from previous page
Topology Advantages Figures Comments
D ! Potentially more distorted than
cross-coupled
Gate-divider/
base-divider –
Type B
A! Increased (feedback), no breakdown
4.13, 4.14
More suitable for BJT
designs compared to
MOSFET designs
N! Fraction of active, fraction from bias
Q ! Degraded (less than cross-coupled)
D! Lower distortion than cross-coupled
Gate-Drain-
divider
Type A - v1
A ! Increased (feedback, gm lin.), no
breakdown
4.15, 4.16
Emphasis on gm
linearizationN! Fraction of active, fraction from bias
Q ! Not degraded
D ! Minimal distortion
Gate-Drain-
divider
Type A - v2
A ! Increased (feedback, gm lin.), no
breakdown
4.17, 4.18
Emphasis on amplitude
increase from feedbackN! Fraction of active, fraction from bias
Q ! Not degraded
Continued on next page
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Table 4.1 – continued from previous page
Topology Advantages Figures Comments
D ! Minimal distortion
Gate-Drain-
divider
A ! Increased (feedback, gm lin.), no
breakdown
4.19, 4.20
Complete freedom in
choosing all parameters
N! Fraction of active, fraction from bias
Type B - v1 Q ! Not degraded
D ! Minimal distortion
Gate-Drain-
divider
Type B - v2
A ! Increased (feedback, gm lin.), no
breakdown
4.21, 4.22
Di↵erent cap values
from Type B - v1
(design adv.); complete
freedom in choosing all
parameters
N! Fraction of active, fraction from bias
Q ! Not degraded
D ! Minimal distortion
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4.5 Drain-Divider LiTVCO
In this section, we introduce the new approach based on transconductance linearization
of the active devices that increases the signal swing while reducing the active device noise
contribution in LC VCOs [94]. Consequently, this provides a significant improvement in
the VCO phase noise performance. We implement this approach using a signal feedback
technique similar to that presented in [93]. Additionally, for the capacitor array, we uti-
lize a new layout approach based on interconnect inductance mitigation. Using these
novel approaches, we are able to globally optimize the VCO for phase noise, power, tun-
ing range and PVT robustness. Consequently, the implemented PLL incorporating the
resulting linear transconductance VCO (LiT VCO) achieves both an excellent measured
phase noise of  130dBc/Hz at 22GHz (10MHz o↵set), and, in contrast to the 6.7% tun-
ing range of the VCO-only result reported in [93], a large frequency tuning range (FTR)
of 23% (21.8 27.5GHz). This range covers, with margin, operation over 22.8 26.4GHz,
supporting 60GHz superheterodyne radios using a frequency doubler [96].
4.5.1 Transconductance Linearization
The oscillation amplitude in an LC VCO is limited by the non-linearity of the large
signal device transconductance (Gm)2 . The Gm vs. gate ac swing (Vg,sw) for a FET
based cross-coupled VCO is shown in Curve I in Fig. 4.10. As shown, the Gm drops
with increasing oscillation amplitude (= Vg,sw). The equilibrium amplitude, AXC , is
2 Here, Gm is defined as Gm =
I!
V!
, where I! and V! are the ac drain current and ac gate voltage
at the frequency of oscillation, !.
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reached when Gm.Rp = 1. The main source of non-linearity is the transistor entering
the triode region.
In contrast, if the VCO is designed to avoid the triode region, Gm is linearized.
To achieve this in the LiT VCO, the LC tank is placed between the gates of the FET
devices as shown in Fig. 4.26. The half circuit model for the VCO is shown in Fig. 4.27.
The capacitive divider ensures that the drain swing is a fraction of the swing across the
LC tank (Vg,sw), eliminating FET triode-operation. From Fig. 4.27,
Vd =
Vt
k
, where k ⇡ Cc + Cd
Cc
(4.1)
Moreover, the capacitive dc isolation allows the FET gate (Vg,bias) to be biased
lower than its drain (VDD), further eliminating triode operation. Consequently, FET
non-linearity is reduced, resulting in a more linear Gm as shown in Curve II in Fig. 4.10
for k = 2.2.
Also note that due to the capacitive division, only a part of the FET ac current
flows into the tank as shown in Fig. 4.10. From Fig. 4.27, where Id is the FET drain
current, and It is the fraction of Id flowing into the tank, at the resonant frequency,
It =
Id
n
, where n =
ZCd + ZCc +Rp
ZCd
=
Cc + Cd +Rp.sCd.Cc
Cc
(4.2)
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-1Cc
Cd
Vd
Vt It
Id
Ct Rt
Figure 4.27: An equivalent half circuit model of the LiT VCO showing the capacitive
feedback technique employed (biasing details not shown)
This reduces the e↵ective Gm (to Gm,tank) as plotted in Curve III in Fig. 4.10 for
k = 2.2 and n = 1.8. The resulting oscillation amplitude, ALiT , using curve III for the
LiT VCO, is larger than AXC , and results in improved phase noise performance in the
LiT VCO.
As shown in Fig. 4.28, the larger oscillation amplitude can be viewed as a voltage
limit extension in the LiT VCO. This enables a power vs. phase noise trade-o↵ beyond
the voltage limit imposed in a cross-coupled VCO.
!
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nk
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Voltage limited 
Cross-coupled 
LiT 
 
Figure 4.28: Voltage limited regime extension in LiT VCO
Additionally, phase noise contribution from the FET is reduced: active device noise
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power at the oscillation zero crossings (when the oscillator’s phase noise sensitivity is
at its highest) is proportional to gm(= Gm(Vg,sw = 0)). Note that for the LiT VCO,
the e↵ective transconductance across the tank (gm,tank) is lower than the device gm by
n (i.e. gm,tank = gm/n). Therefore, at the zero crossings, the noise contribution of the
active devices is reduced by the same amount as shown in Fig. 4.10. Additionally, by
eliminating triode operation, the LiT VCO reduces degradation of the loaded tank Q.
Consequently, the LiT VCO enables a larger tank amplitude and yet injects less noise
into the tank as compared to the cross-coupled VCO leading to significant improvements
in phase noise.
The foregoing theory of LiT VCO operation enables design optimization by utilizing
additional power to enable a larger tank amplitude, lower noise injection and improved
loaded tank Q as compared to traditional cross-coupled VCOs. Based on Gm curves as
shown in Fig. 4.10, any cross-coupled VCO optimized using [97] can be converted into
a LiT VCO design. The target amplitude of oscillation, ALiT , can be maximized to the
tolerable limits imposed by the technology. Gm curves can then be constructed for the
active device for di↵erent combinations of k and n and a global optimum for power,
phase noise, tuning range and robustness can be determined3 .
3 For example, increasing k linearizes the Gm at the expense of power. Similarly, increasing n lowers
the active device noise at the expense of power and start-up margin. Also, k and n are related through
equations 4.1 and 4.2.
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4.5.2 Implementation
The LiT VCO PLL shown in Fig. 4.26 has been implemented in IBM’s 32nm SOI CMOS
process. The PLL architecture incorporating the LiT VCO includes two separate fully
di↵erential control paths: an integer path consisting of a charge pump and capacitor,
and a proportional path consisting of charge pump and resistor (as well as a ripple
capacitor). The divider consists of a static prescalar of division ratio of 8 or 16, followed
by a fully synchronous divider which can divide from 2 to 128. The PFD consists of a
classic tri-state phase detector. The charge pump currents, proportional path resistance
and integral path capacitance value are all made programmable in order to support a
wide range of bandwidths and reference frequencies. More details of the PLL can be
found in [98,99]. The LiT VCO design is optimized at k = 2.2 and n = 1.8 (Fig. 4.10).
Cc, Cd and Ct are selected so as to obtain this k and n combination while adding
minimum capacitive load on the tank.
Tuning range For the targeted 60GHz application, a large frequency tuning range
(FTR) is a critical requirement [96]. We utilize switched capacitors on the drain and tank
simultaneously (Fig. 4.26) to manipulate the feedback ratio and extend Gm linearization
(and low phase noise performance) over a large FTR. At these high frequencies, a large
FTR (in conjunction with a low KV CO) also involves implementing a large switched
capacitor array in the tank. For optimal phase noise, a small inductor is utilized [97].
Consequently, the capacitor array and the inductor occupy comparable areas (Fig. 4.29)
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and the interconnect inductance significantly impacts VCO performance.
To avoid this problem in the LiT VCO, the interconnect parasitics are minimized. As
shown in Fig. 4.29, the unit capacitors are arranged in a square, reducing the perimeter
to area ratio of the structure. The top plates of the MIM-capacitors are connected
using a mesh to reduce parasitics by parallelization. The bottom-plate interconnects
are interleaved into the top plate mesh and carry an opposing current so that the
resulting mutual inductance subtracts from the self-inductance of the interconnections.
Consequently, compared to the 100pH tank inductor, the interconnects connecting the
70x80µm2 capacitor array contribute only 12pH of inductance. By limiting the inductive
parasitics, parasitic oscillation modes are eliminated, and a large tuning range of 23%
is obtained.
Discrete frequency tuning is achieved using a 3-bit coarse and a 4-bit fine switched
capacitor array (Fig. 4.26). Varactors are used for continuous tuning and provide around
100MHz analog tuning range achieving the desired low KV CO.
Biasing As shown in Fig. 4.26, an inductor is used to resonate out, at 2f0, the parasitic
capacitance at the tail node. The resulting source degeneration at 2f0 reduces the Gm
cell noise contribution when one transistor is in cut-o↵. The tail inductor is implemented
using a transmission line to retain the symmetry in the LiT VCO layout (see Fig. 4.29).
A DAC digitally controls the VCO gate bias for performance optimization. This bias
control also eliminates the tail current source which can be a significant source of noise.
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Tank inductor inductance 100pH 
Tank inductor area 80 x 80 = 6400µm2 
Cap array interconnect inductance 12pH  
Capacitor array area 70 x 80 = 5600µm2 
Biasing inductor 6nH (300µm dia.) 
T-line tail inductor 70pH 
!
IBM Confidential 
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Figure 4.29: Die photo of the LiT VCO showing the capacitor array design details for
minimizing interconnect inductance, and other implementation details
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Also, only a fraction of the noise from the biasing choke (6nH) (Fig. 4) flows into the
tank reducing the total noise from the biasing circuitry in the LiT VCO as compared
to the cross-coupled topology.
4.5.3 Measurement Results
The LiTVCO is implemented in the IBM 32nm SOI CMOS process. Measurement
results from the PLL are plotted in Figs. 4.30 4.38. Fig. 4.30 shows the phase noise vs.
frequency o↵set from a 22.6GHz carrier with  4.4dBm output power (single-ended).
The di↵erential output power is greater than 0dBm over the entire FTR.
Fig. 4.31 shows the measured phase noise @10MHz o↵set over the FTR for 3 dies
at di↵erent radii on the wafer. The phase noise of the LiT VCO-based PLL varies
from  130dBc/Hz at 22GHz to  126dBc/Hz at 27GHz. This performance is notably
superior to other PLL’s for 60GHz applications (Table 4.2).
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Figure 4.30: Phase noise vs. frequency o↵set from a 22GHz carrier
The measured tuning range of 21.8 27.5 GHz covers the required range (22.8 26.4
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Req. freq. range
Figure 4.31: Phase noise over the tuning range for di↵erent die locations on a wafer
GHz) and is shown in Fig. 4.32 over all 3-bit coarse tuning combinations. The resulting
23% FTR makes this a robust solution that is manufacturable in volume.
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Figure 4.32: Coarse frequency tuning showing frequency overlap
Die to die phase noise variation for 46 dies on a wafer is shown in Fig. 4.33. Mea-
surements using 3 (out of 128 possible combinations) equally spaced switched capacitor
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settings on each die are denoted by 3 di↵erent markers. All other settings are kept identi-
cal. The measured phase noise variation is   < 0.6dB across all dies. The PLL’s perfor-
mance robustness across temperature at a fixed capacitor setting is shown in Fig. 4.34.
The measured phase noise at 10MHz o↵set degrades by 2dB from  130dBc/Hz at 5 C
to  128dBc/Hz at 85 C. The center-band frequency drops by 30MHz.
!
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Figure 4.33: Robustness of the LiT VCO design to process variations (die to die)
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Figure 4.34: Robustness of the LiT VCO design to temperature variations
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The e↵ect of varying VDD and Vg,bias on the phase noise is shown in Fig. 4.35. For
low Vg,bias, the VCO is in the current limited regime. Phase noise initially improves with
increasing Vg,bias until the FET becomes non-linear due to triode operation (particularly
for lower VDD), after which the phase noise degrades. This demonstrates the e↵ect of
triode operation on LiT VCO phase noise. Finally, the PLL’s measured phase noise
varies by only 2dB across 800mV supply variation (from 0.7 to 1.5 V).
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Figure 4.35: Robustness of the LiT VCO design to supply variations
Fig. 4.36 shows the phase noise versus varying gate bias (Vg,bias) for a particular
die (top left subfigure) and for all dies at three di↵erent frequency bands (top right
subfigure, bottom left subfigure, and bottom right subfigure). The top left subfigure
shows the bias optimization for best phase noise. In the other three subfigures, each
curve represents a unique die on the wafer. 46 dies were measured. The following
observations can be made:
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• There is very little die to die variation in the optimal bias point at each frequency.
• The variation in optimal bias point across the frequencies is 200mV. Consequently,
the optimal bias point has low process dependence.
Fig. 4.37 shows the circuit schematic of a peak detector circuit used to measure the
output amplitude. Vb denotes the bias voltage for the tail MOSFET of the peak detector.
Results from randomly selected dies at 25GHz are shown. Phase noise is plotted versus
peak detector output (zeroed with its replica) for varying gate bias (Vg,bias) values. Each
curve represents a die. The following observations can be made:
• The optimal bias for the di↵erent dies is approximately equal.
• Due to process variation, there is a weak correlation between phase noise and peak
detector output.
Fig. 4.38 shows the phase noise versus peak detector output zeroed with its dummy
replica for a particular die across three frequency bands and three temperature values
as is shown. Each curve shows the sensitivity of the phase noise to the gate bias voltage
(Vg,bias). The following observations can be made:
• The optimal bias point is almost constant with variation in temperature. This
also shows the robustness of the LiTVCO to temperature variation.
• The phase noise as well as the output amplitude degrade at higher temperatures,
as expected.
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Figure 4.38: Phase noise vs. peak detector output across frequency and temperature
Table 4.2 and Fig. 4.39 compare the LiT VCO PLL performance with other PLLs
designed for 60GHz applications. The LiT VCO PLL demonstrates the lowest phase
noise of  127.3dBc/Hz at 10MHz from its center frequency, 24.7GHz, a large FTR of
23%, the lowest power consumption of 36mW and the best FOMT of 188.6dBc/Hz
compared to the other designs. Finally, measured results show the design is robust to
process, temperature and supply variations and maintains excellent performance across
all variations.
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FA8650-09-C-7924. The views, opinions, and/or findings contained in this article/presentation
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Table 4.2: Table for comparison with other PLLs
Ref Floyd, JSSC 08 [92] 
Osorio, et al. 
ISSCC 11 [95] 
Richard, et al. 
ISSCC 10 [96] 
Murphy, et al. 
JSSC 11 [97] 
Scheir, et al. 
ISSCC 09 [98] 
Pellerano, et al. 
ISSCC 08 [99] 
This work 
FTR (GHz) 
(fosc) (GHz) 
16.0-18.8 
(17.4) 
21.7-27.9 
(24.8) 
17.5-20.9 
(19.2) 
42.1-53.1 
(47.6) 
57.0-66.0 
(61.5) 39.1-41.6 (40.4) 
21.8-27.5 
(24.7) 
PN @10MHz from 
fosc (dBc/Hz)* -123.9 -121.0 
-126.0 
(@21GHz) -117.5 -95.0 -112.0 -127.3 
Technology (nm) 130 BiCMOS 45 CMOS 65 CMOS 65 CMOS 45 CMOS 90 CMOS 32 SOI 
PLL power (mW) 144 40 80 72 78 64 36‡ 
PN @10MHz from 
24.7GHz (dBc/Hz)† 
-120.9 -121.0 -124.6 -123.2 -102.9 -116.3 -127.3 
VCO tuning range 
(%) 16.5 25 17.7 23.1 14.6 6.2 22.9 
VCO FOMT 
(dBc/Hz)§ 182.8 185.9 ___ 186.7 ___ ___ 188.6 
 
* Calculated assuming 20dB/decade degradation with offset frequency 
† Calculated assuming 20dB/decade degradation with oscillation frequency 
‡ Includes the consumption of the micro-controller and sensors for digital calibration and optimization; the VCO consumes 24mW 
§ 𝐹𝑂𝑀் = 𝐿(∆𝜔) − 20 ∙ log   ቀ
ఠబ
∆ఠ
∙ ி்ோ
ଵ଴
ቁ + 10 ∙ log ቀ௉೏೔ೞೞ
ଵ௠ௐ
ቁ where Pdiss is the VCO power dissipation 
or policies, either expressed or implied, of the Defense Advanced Research Projects Agency or
the Department of Defense.
4.6 Conclusions
In this chapter, a number of VCO topologies that provide superior phase noise per-
formance compared the LC cross-coupled VCO were presented. These topologies were
discussed, and their benefits as well as disadvantages compared against each other. The
improvement in phase noise is obtained by increasing the amplitude of oscillation in con-
junction with reducing the active device noise injected into the tank. This is achieved
by di↵erent capacitive feedback techniques that achieve transconductance linearization.
As a proof of concept for one of the topologies, a prototype low phase noise VCO
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Figure 4.39: Phase noise and tuning range comparison with other PLLs for 60GHz
applications
integrated in a dual loop PLL for 60GHz applications was presented. A novel Gm lin-
earization technique was used to achieve a larger oscillation amplitude that, along with
lower active device noise, resulted in significantly improved phase noise performance.
Additionally, a new capacitor array layout approach was used to reduce interconnect
inductance, enabling a large 23% FTR.
Chapter 5
RF Sampling and Signal
Processing
5.1 Introduction
As seen in Fig. 6.2 in Chapter 2, this spectrum sensing architecture uses an RF sampler
followed by discrete time signal processing in the analog domain. Specifically, passive
charge domain computations are utilized for signal processing followed by digitization.
For RF sampled processors, the RF sampler remains a significant bottle-neck. However,
recently, it has been shown that the sampling requirements for narrowband systems
employing RF samplers are significantly more relaxed [105]. Moreover, it is possible to
use charge domain sampling due to its superior robustness to jitter [106].
A general architecture for an RF sampling receiver is shown in Fig. 5.1. This use of
142
143
RF samplers and subsequent discrete-time processing provide a number of advantages
in deep sub-micron CMOS processes [107]. Recently, other discrete time radio receivers
using RF sampling have been demonstrated using CMOS technology for Bluetooth [48],
GSM/GPRS [47], WLAN [108], and SDR-type applications [109, 110]. The advantages
and motivation for the use of sampled charge processing is briefly reviewed here.
RF 
sampler DSP
RF 
signal
Decoded 
dataRF DT 
signal 
processing
Digitizer
Figure 5.1: A spectrum sensing architecture based on RF sampling and signal processing
5.2 Sampled Charge Processing
Signal sampling and variable-rate analog signal processing is performed in the charge
domain due to the inherent benefits of including a built-in anti-alias filter into the
sampler [111], robustness to jitter [106], and the ability to vary the resulting filter
notches by simply varying the integration period [46,106,112–114].
Many of the benefits of the discrete time FFT architecture are based on the use
of passive discrete-time charge based computations. This is best illustrated with the
help of an example design. The passive switched-capacitor shown in Fig. 5.2 is able to
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operate at RF sampling speeds [46,112–114]. In this circuit the input signal is sampled
progressively in time ( 1    n). After N clock periods the averaged output is sampled
onto the capacitor Cs, which has previously been discharged. The complete circuit
implements an N -tap FIR filter that is decimated by N . Interestingly, if the capacitor
Cs is not discharged between each rotation then the circuit implements an N -tap FIR
filter combined with a first-order IIR filter that is decimated by N . Note there is no
active element (i.e., amplifier) in this circuit. The circuit consists only of switches and
capacitors, so the maximum sampling rate is only dependent on the RC settling times
of the switches. Additionally, the only power dissipation, other than that required for
sampling the signal from the input, is due to the charging and discharging of transistor
gate capacitors in a very digital-like way. As a result, a variety of functions on the
sampled signal can be computed very fast and using minimal power.
developed a number of circuit techniques in order to alleviate these non-idealities, and 
significantly improve the dynamic range of the FFT processor. A detailed description of sampled 
charge processing, non-idealities and techniques to overcome them have been discussed below. 
2. DynamicRangeinPassiveSwitchedCapacitors
2.1. Sampled charge processing 
Signal sampling and variable-rate analog signal processing is performed in the charge domain 
due to the inherent benefits of including a built-in anti-alias filter into the sampler [Carl95], 
robustness to jitter [Mirz08], and the ability to vary the resulting filter notches by simply varying 
the integration [Xu00, Yuan00, Karv06, Abid07].   
Many of the benefits of the discrete 
time FFT architecture are based on 
the use of passive discrete-time 
charge based computations. This is 
best illustrated with the help of an 
example design. The passive 
switched-capacitor shown in Fig. 1 
is able to operate at RF sampling 
speeds [Yuan00, Karv06, Abid07]. 
In this circuit the input signal is 
sampled progressively in time ()1 í 
)n). After N clock periods the 
averaged output is sampled onto the 
capacitor Cs, which has previously 
been discharged. The complete 
circuit implements an N-tap FIR filter that is decimated by N. Interestingly, if the capacitor Cs is 
not discharged between each rotation then the circuit implements an N-tap FIR filter combined 
with a first-order IIR filter that is decimated by N. Note there is no “active” element (i.e., 
amplifier) in this circuit. The circuit consists only of switches and capacitors, so the maximum 
sampling rate is only dependent on the RC settling times of the switches. Additionally, the only 
power dissipation, other than that required for sampling the signal from the input, is due to the 
charging and discharging of transistor gate capacitors in a very digital-like way. As a result, a 
variety of functions on the sampled signal can be computed very fast and using minimal power. 
2.2. Non-idealities in passive switched capacitor circuits 
Several non-idealities haunt passive switched capacitor circuits. The problem of non-idealities is 
aggravated by the absence of a virtual ground node unlike in op-amp based switched capacitor 
circuits. The effect of sampling clock jitter in passive switched capacitor circuits has been 
analyzed. We use current mode sampling to make the circuits tolerant to sampling clock jitter 
[Mirz08].  
Two important non-idealities: clock feed-through and charge injection, become a nuisance in the 
absence of a virtual ground node. Traditional circuit techniques such as bottom plate sampling 
 
Fig. 1: Passive switched-capacitor N-tap FIR with a 
decimation by N Figure 5.2: Switched capacitor implementation of a passive N-tap FIR with a decimation
by N
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5.3 Passive Computations
For performing any linear function, addition and multiplication operations need to be
performed. Note that all passive switched capacitor operations are destructive in nature.
Therefore, once an operation is performed, the input values are lost. For performing
multiple operations on a single input, multiple copies of the input need to be maintained.
We have explored di↵erent techniques to perform these operations using passive switched
capacitor circuits. We have compared these techniques based on their robustness to non-
idealities, ease of implementation, power consumption, speed, etc. and selected suitable
architectures for these computations.
5.3.1 Addition
1. Parallel connection: Using passive switched capacitors, addition may be performed
by sharing the charges on two participating capacitors by connecting them in
parallel as shown in Fig. 5.3. The result of this operation is the average value
(V1+V2)/2 of the input voltages V1 and V2, which is a scaled version of their sum
operation. Also note that two copies of the output are obtained and these can
be used for two independent operations later. However, the operation inherently
attenuates the output by half. From an implementation perspective, use of parallel
capacitors allows the sharing of one plate (ground plate) for all the capacitors.
This can greatly reduce the parasitic capacitance and resistance of the capacitor,
and the area of the overall implementation.
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(b) Multiply (steal)
Figure 5.3: Techniques for charge domain addition and multiplication operations
2. Series connection: An alternative technique is to connect the capacitors in series.
The result of this operation is the sum (V1 + V2) of the input voltages V1 and V2.
In this scheme, it is possible to use slightly delayed clock phases for the top and
bottom plate switches in order to make the charge injection independent of the
input voltage [115]. However, in this latter technique, switches are required both
on the top and bottom plate, thereby increasing the power consumption in this
circuit. Also, the two switches placed in series halves the speed of this circuit for
identical switch sizes. Moreover, only one output (which can be used for exactly
one subsequent operation) is obtained.
5.3.2 Multiplication
1. Charge stealing: Multiplication in the charge domain can be performed by scaling
the voltage on a capacitor using a share operation with another known capacitor
(stealing capacitor). The charge on the stealing capacitor is not utilized later.
The overall operation causes a sub-unity scaling on the original value. The scaling
factor for a capacitor of value C and a stealing capacitor of value Cs is given by
m = C/(C + Cs).
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Fig. 5.3(b) shows a scaling operation using a stealing capacitor of size Cs with no
initial voltage on it. After the sharing operation, the final value on the capacitor
with initial value V0 becomes V0 ·C/(C +Cs). Cs can be chosen appropriately to
obtain a particular scaling factor. Note that though this technique is capable of
performing both sub-unity scaling and multiplication with a known attenuation,
at least one of the operands needs to be known in advance for this implementation.
In case variable capacitors are utilized, dynamic operands can also be used.
2. Pulse-width modulation (PWM): Another technique to perform multiplication
using passive switched capacitors is to modulate the turn on time of the switch
and perform an incomplete share operation with a fixed stealing capacitor. The
duration of the operation determines the multiplication factor. It is possible to
multiply two unknown operands using this technique. However, considering the
non-linearity in the resistance and the share operation, the errors caused by this
technique make it unusable. However, the concept can be used to devise another
PWM scheme which allows complete settling thereby making it more reliable. In
this modified technique, the switch can be turned on using a sequence of randomly
placed pulses and sharing the capacitor charge using a small stealing capacitor
for each clock cycle. The stealing capacitor is discharged at the end of each
cycle. Complete settling is allowed in each cycle. The total number of on-pulses
determines the amount of scaling. Maximum scaling is obtained when all the
clock cycles have on pulses, while no scaling is obtained when all the clock cycles
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have o↵ pulses. Although this technique is relatively accurate, and is able to
handle dynamic operands, it is slow and consumes more power than the charge
stealing technique. Also, depending on the accuracy required, the attenuation is
considerable.
3. Current domain: If the charge is converted to the current domain, a single,
variable-duration pulse PWM scheme can be used to perform multiplication. Also,
multiplication would not entail an inherent attenuation. However, the technique
is very power hungry, and the accuracy of the transconductance amplifier that
translates from charge to current domain needs to be very high. We have fo-
cused on the charge stealing concept for performing multiplications due to their
low power characteristics. For most linear algebra problems, multiplication us-
ing fixed coe cients is su cient, and this technique lends itself easily to such
applications.
5.3.3 Switching Schemes
For reducing the attenuation, di↵erent sharing techniques can be used. Two capacitors
are shared as shown in Fig. 5.3(a). We can combine a share followed by scaling into a sin-
gle operation by connecting 3 capacitors (2 with input samples and 1 empty) and sharing
their charges. This can be performed in di↵erent ways using 2 switches or 3 switches
as shown in Fig. 5.4(a,b,c). Additionally, it is possible to reduce the total settling error
by using 3 appropriately sized switches in the scheme of Fig. 5.4(c). Similarly, di↵erent
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schemes may be used for sharing 4 and 5 capacitors for scaling by complex factors of
the form ‘c+ c · j as shown in Fig. 5.4(d,e,f,g,h,i). While some schemes (Fig. 5.4(b,d,g))
ensure symmetry, others (Fig. 5.4(a,e,h)) o↵er faster computations for the same/lower
number of switches as compared to Fig. 5.4(b,d,h). Some schemes (Fig. 5.4(c,f,i)) pro-
vide both speed and symmetry at the cost of a larger power dissipation. Also, di↵erent
schemes, with their appropriate switch sizes, provide di↵erent trade-o↵s with regard to
noise contribution, charge injection error, clock feed-through error, etc.
obtained when all the clock cycles have on pulses, while no scaling is obtained when all the 
clock cycles have off pulses. 
Although this technique is relatively accurate, and is able to handle dynamic operands, it is slow 
and consumes more power than the charge stealing technique. Also, depending on the accuracy 
required, the attenuation is considerable. 
Current domain 
If the charge is converted to the current domain, a single, variable-duration pulse PWM scheme 
can be used to perform multiplication. Also, multiplication would not entail an inherent 
attenuation. However, the technique is very power hungry, and the accuracy of the 
transconductance amplifier that translates fr  charge t  current omain need  to b  very very 
high. 
We have focused on the charge stealing concept for performing multiplications due to their low 
power characteristics. For most linear algebra problems, multiplication using fixed coefficients is 
sufficient, and this technique lends itself easily to such applications. 
2.5. Circuit techniques to overcome non-idealities 
A number of circuit techniques were 
devised to tackle the non-linearities 
discussed above in the addition and 
multiplication operations. The techniques 
of parallel charge sharing for addition, 
and charge stealing for multiplication, 
have been considered when devising 
these techniques. 
2.5.1. Switching schemes 
For reducing the attenuation, different 
sharing techniques can be used. 2 
capacitors are shared as shown in Fig. 3. 
We can combine a share followed by 
scaling into a single operation by 
connecting 3 capacitors (2 with input 
samples and 1 empty) and sharing their charges. This can be performed in different ways using 2 
switches or 3 switches as shown in Fig. 5(a,b,c). Additionally, it is possible to reduce the kT/C 
noise contribution of the overall structure by using 3 appropriately sized switches in the scheme 
of Fig. 5(c). Similarly, different schemes may be used for sharing 4 and 5 capacitors for scaling 
by complex factors   of   the   form   ‘c + c.j’ (see Section 2.4 for complex operand scaling 
techniques) as shown in Fig. 5(d,e,f,g,h,i). While some schemes (Fig. 5(b,d,g)) ensure symmetry, 
others (Fig. 5(a,e,h)) offer faster computations for the same/lower number of switches as 
compared to Fig. 5(b,d,h). Some schemes (Fig. 5(c,f,i)) provide both speed and symmetry at the 
cost of a larger power dissipation. Also, different schemes, with their appropriate switch sizes, 
provide different trade-offs with regard to noise contribution, charge injection error, clock feed-
through error, etc. Based on the models we have developed the choice of specific switching 
schemes to improve the noise, speed and non-linearity of the overall system was optimized. A 
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Figure 5.4: Di↵erent switching topologies for charge domain operations
5.4 Non-idealities
Several non-idealities haunt passive switched capacitor circuits. The problem of non-
idealities is aggravated by the absence of a virtual ground node unlike in op-amp based
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switched capacitor circuits. The e↵ect of sampling clock jitter in passive switched ca-
pacitor circuits has been analyzed. We use current mode sampling to make the circuits
tolerant to sampling clock jitter [106]. Two important non-idealities: clock feed-through
and charge injection, become a nuisance in the absence of a virtual ground node. Tra-
ditional circuit techniques such as bottom plate sampling are consequently di cult to
implement. Also, poor matching between nMOS and pMOS switches, and the reducing
di↵erence between Vdd to Vth in scaled technologies makes the use of transmission gate
switches less e↵ective for mitigating these non-idealities. The noise in the system is
dominated by the kT/C noise of the RC filter formed by the switch-capacitor combi-
nation. Moreover, for a multi-stage switched capacitor operation, the sampled noise
voltages from one stage recombine in the later stages. These combining noise samples
in a particular stage are correlated, and therefore, the final noise becomes a complicated
function of the noise sampled at each stage of the switched capacitor operation. The
switch resistance (along with the capacitors capacitance) determines the settling time
constant. However, the switch resistance is inherently non-linear and input signal de-
pendent. Consequently, in the case of high speeds of operation, incomplete settling can
cause significant signal dependent errors in computations.
5.5 Example Comparison
In order to appreciate the kind of power gains available in an analog signal processing
architecture implemented using passive switched capacitor circuits against a digital
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signal processing architecture, we will consider two example architectures, and compare
their power performance. Let us consider the simple and almost ubiquitous architecture
shown in Fig. 5.5 (Arch A).
Detailed information 
Technical approach 
In order to appreciate the kind of power gains available in an analog signal processing architecture 
implemented using passive switched capacitor circuits against a digital signal processing architecture, we 
will consider two example architectures, and compare their power performance. Let us consider the 
simple and almost ubiquitous architecture shown in Fig. 5 (Arch A). 
 
Fig. 5: Receiver architecture incorporating digital domain FIR filtering 
 
As shown in the figure, the incoming RF signal is first amplified, and then down-converted into real and 
imaginary signal paths. Each of these signal paths is low-pass filtered and digitized. The digital signal is 
then filtered using a complex FIR filter in the digital domain to sift out the desired signal. 
The same function can be implemented using an alternative architecture where the complex FIR filtering 
is performed in the analog domain as shown in Fig. 6 (Arch B). 
 
Fig. 6: Receiver architecture incorporating analog domain FIR filtering 
 
Let us now perform a comparative analysis of the power dissipation at a particular technology node. Later 
we will also compare the performance across technology and develop architectural insights based on the 
results. Also, since the architectures differ only in the last two elements, namely the complex FIR filter 
and the ADC, we will consider only these for our comparison. 
A complex N-tap FIR filtering operation can be mathematically represented through the following 
equation: 
  
Figure 5.5: Receiver architecture incorporating digital domain FIR filtering
As shown in the figure, the incoming RF signal is first amplified, and then down-
converted into real and imaginary signal paths. Each of these signal paths is low-pass
filtered and digitized. The digital signal is then filtered using a complex FIR filter in
the digital domain to sift out the desired signal.
The same function can be implemented using an alternative architecture where the
complex FIR filtering is performed in the analog domain as shown in Fig. 5.6 (Arch B).
Let us now perform a comparative analysis of the power dissipation at a particular
technology node. Later we will also compare the performance across technology and
develop architectural insights based on the r sults. Also, since the architectures di↵er
only in the last two elements, namely the complex FIR filter and the ADC, we will
consider only these for our comparison. A complex N -tap FIR filtering operation can
be mathematically represented through the following equation:
152
VDD
LC Tank
Cd
Cc
-1Cc
Cd
Vd
Vt It
Id
Cp Rp
VDD
LC Tank
-1
Vg
Vt It
Cp Rp
VDD
LC 
Tank
Cd
Cc
Ct
VDD
Cd
Ct
LC 
Tank
VDD
LC 
Tank
Ct
Cc
Cg
VDD
LC 
Tank
Cd
Cc
Ct
Cg
VDD
Cd
Cc
Ct
Cg
-1Ct
Cd
Vd
Vt It
Id
Cp Rp
-1Ct
Cd
Vd
Vt It
Id
Cp Rp
Cc
-1Ct
Cg
Vd
Vt It
Id
Cp Rp
Cc
LC 
Tank
VDD
Cc
Ct
LC Tank
-1
Ct
Vt It
Cp Rp
Cd -1
Cd
Vd
Vt It
Id
Cp Rp Ct
Cg
Cc-1
Ct
Cd
Vd
Vt It
Id
Cp Rp Cc
Cg
Cross-coupled Drain Divider Gate Divider Gate Divider Type B Gate & Drain Divider Type A – v1 Gate & Drain Divider Type A – v2 Gate & Drain Divider Type B – v1 Gate & Drain Divider Type B – v2
Figure 5.6: Receiver architecture incorporating analog domain FIR filtering
y[n] =
NX
i=0
bix[n  i]
where the coe cients bi and the samples xn i are complex.
Power Analysis of Arch A:
1. N-tap digital FIR filter: For the power analysis, we will assume an M -bit ADC
output (representing each x[n]) and C-bit coe cients (representing each bi). The
power dissipation of a complex FIR filter implemented in digital can be analyzed
by breaking down the total power in terms of the power used for multiplications
(Pmul), accumulation operations (Pacc) and memory operations (Pmem): PFIR =
Pmul + Pacc + Pmem. These operations can be written down in terms of the more
fundamental operations of addition, shifting and memory access.
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Pmul = N(M + 1)(C   1)(Padd + Pshift)
Pacc = (N   1)(M + C + log2N)Padd
Pmem = (N)(M + C)Psram
Letting Egate be the energy dissipation for a minimum sized nMOS transistor
gate in 65nm technology. From an analysis of a ring oscillator in IBMs 65nm
technology, Egate is found to be 1.39nW/MHz. Using this value and assuming
a static CMOS implementation, Ptot is calculated for M = 12 and C = 6 and
plotted in Fig. 5.7 for di↵erent tap numbers (N).
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2. M-bit ADC: The power consumption for the ADC can be roughly calculated from
the following figure of merit expression:
FOM =
Pdiss
fs2ENOB
where Pdiss is the power consumption of the ADC, fs is the sampling frequency
and ENOB is the e↵ective number of bits. Using an empirical minimum value of
0.15pJ/conversion for the FOM based on previous literature, the power dissipation
for a 12-bit ADC with an fs of 1GHz is found to be 2.46W. The total power
for the FIR and ADC in Arch A with individual breakdowns for the di↵erent
functionalities involved is shown in Fig. 5.7.
Power Analysis of Arch B:
1. N-tap analog FIR filter: For implementing an N-tap analog filter, we consider the
2-tap example architecture shown in Fig. 5.8.
The filtering operation is performed through three steps:
(a) Sampling charge onto a capacitor and scaling the sample with a coe cient bi:
This is performed using a Gm cell and series capacitors such that the voltage
at the intermediate node is a scaled version of the sampled voltage. Since
each sample corresponding to a time instant is used in the computation of
N outputs, each time with di↵erent coe cients, in an N -tap FIR filter the
charge at each time instant is sampled onto N capacitor-pairs, each with
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Power analysis of analog implementation 
N-tap analog FIR filter: For implementing an N-tap analog filter, we consider the 2-tap example 
architecture shown in Fig. 8.  
 
Fig. 8: Architecture for analog 2-tap FIR using passive switched capacitors 
 
The filtering operation is performed through three steps: 
Figure 5.8: Architecture for analog 2-tap FIR using passive switched capacitors
appropriate capacitive ratios. Therefore, if a capacitor combination of C1
and Cmin is used for charge sampling, bi =
C1
C1+Cmin
.
(b) Accumulating the voltages from di↵erent samples: This can be performed by
shorting together one copy of the charge sampled and scaled from each time
instant. The accumulated voltage then becomes Vacc =
1
N
PN
i=1 bix[n   i]
which is a scaled version of the required result.
(c) Resetting the capacitors: The capacitors need to be reset so as to be ready
for the next iteration.
As a result of the two additional steps of accumulation and reset, two extra rows of
capacitors are required (over and above the N rows) to accommodate a pipelined
operation as shown in Fig. 5.8. The curved lines denote the accumulation opera-
tion in the appropriate clock cycle as depicted through its color. The reset switches
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for the intermediate nodes have not been explicitly shown to reduce clutter. For
a calculation of the power dissipation of the system, a constant frequency of op-
eration (1GHz) has been assumed (with varying N). For this, the switches had to
be sized in order to maintain a constant RC time constant for all operations. The
designed switch sizes allow a maximum frequency of operation of 10GHz for the
65nm technology used for calculations, and therefore, a 1GHz operating frequency
should be easily achievable. The architecture in Fig. 5.8 shows only real number
operations. Complex number operations can be easily performed by using a few
additional multiplication and scaling operations.
The power dissipation of this system can be divided into two parts:
(a) Power dissipated for charging the capacitors during the sampling operation
(b) Power dissipated in charging the transistor gates for all the switching oper-
ations
These values are calculated for the architecture shown, and the results are plotted
in Fig. 5.9. The total power dissipated in the digital FIR block is shown in the
same graph for comparison. As seen from this analysis, the power dissipation
in the analog implementation of the N-tap FIR filter is more than two orders of
magnitude lower than in the digital implementation. In fact, this result is hardly
surprising. While, in analog, each voltage is represented and computed using a few
capacitors connected in series or parallel, the same operation in digital involves
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an M-bit sample and C-bit coe cient and a corresponding complex algorithm to
compute the result of an addition or scaling operation.
2. K-bit ADC: The ADC requirements in Arch B are di↵erent from those in Arch A.
Since the input to the ADC is already filtered, the dynamic range requirements
for the ADC (K bits, K < M) are reduced considerably. The blocker attenuation
is assumed to be proportional to the number of taps used. Also, the bandwidth
seen by the ADCs is now reduced due to this filtering operation and a reduction
factor of 12 has been used for calculations.
The graph below in Fig. 5.9 shows the power requirements for the FIR filter and ADC
for Arch B. The total requirement for these two components of Arch A is also plotted
for comparison purposes. As seen in the plot, for lower number of taps, the ADC power
requirements remain high (comparable to the digital power) and therefore, does not
provide a substantial benefit. However, the power requirement for Arch B reduces with
N and is optimal at about 55 taps with a total power dissipation of 1mW. Comparing
this power with that in Arch A (> 2.5W ), a 600X improvement in power dissipation is
achievable.
5.6 Conclusions
In this chapter, architectures based on RF sampling and high-speed charge domain
processing were considered. RF sampling can be a viable technique (with feasible jitter
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requirements) for narrowband systems, or if charge domain samplers are employed.
The fundamental concepts of sampled charge processing, and di↵erent charge domain
computation techniques were introduced. An example comparison between a system
relying solely on digital signal processing was compared to one that employed some
filtering in the sampled charge domain. A large amount of power savings for wideband
systems is expected.
Chapter 6
CRAFT: Charge Re-use Analog
Fourier Transform
6.1 Introduction
In this chapter, we discuss the design of a wideband digitizer introduced in Fig. 2.7 in
Chapter 2. The digitizer is based on a frequency domain divide and conquer approach
that could be followed by multiple ADCs that digitize the input in the frequency do-
main. For this, we propose to utilize an RF sampler followed by a discrete-time Fourier
transform engine to perform channelization of the wideband RF input. The use of
RF samplers and subsequent discrete-time processing, prior to digitization, provide a
number of advantages in deep sub-micron CMOS processes [105, 107, 116]. Recently,
discrete time radio receivers using RF sampling have been demonstrated using CMOS
160
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technology for Bluetooth [48], GSM/GPRS [47], WLAN [108, 117], and SDR-type ap-
plications [109,110].
In this work, we use a discrete time DFT as a functionally equivalent linear phase
N-path filter (see Fig. 6.1) to perform channelization [118]. This scheme reduces both
the speed and dynamic range of the ADCs, and, by virtue of being minimal phase,
allows for simple reconstruction in the digital domain. A few current based analog DFT
filters have been designed recently [119,120]. However, these designs are speed-limited,
and consume significant power (Table 6.3) minimizing the overall gains. Additionally,
these use active devices in the signal processing unit, and are therefore expected to
be have a higher non-linearity at high operating speeds. In this work, we perform a
charge domain DFT to significantly reduce the power overhead, making a DFT-based
wideband digitizing front-end feasible.
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Figure 6.1: The frequency domain functional equivalent of a DFT comprising of N-path
bandpass filters
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This paper describes the design of such a DFT filter, CRAFT (Charge Re-use Analog
Fourier Transform), based on passive switched capacitors. It performs an analog domain
16 point DFT running at input rates as high as 5GS/s and uses only 12.2pJ of energy
per conversion. The design was first presented in [121,122]; this paper further includes
the details of the implementation, modeling and mitigation of non-idealities, design
methodology and optimization, and additional measurement results.
As shown in Fig. 6.2, an architecture with a CRAFT RF front-end reduces the
ADCs’ speeds by N, at a negligible power overhead. The ADC dynamic range is also
reduced due to the removal of out-of-band signals per ADC. The impact of the CRAFT
front-end on the ADC input bandwidth and dynamic range is shown in Fig. 6.3. The
expected ADC requirements are plotted amongst measured ADC implementations [60].
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Figure 6.2: An envisioned SDR architecture enabled by CRAFT
For dynamic range calculations, signals are assumed to be distributed in frequency
as shown in Fig. 6.4(a). The peak to average power ratio (PAPR) in this case is 10.
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Figure 6.3: Feasibility of ADCs vs. bin size of the CRAFT front-end
In comparison, breaking it up into 5 equal frequency channels, one of which is shown
in Fig. 6.4(b), reduces the PAPR to 2 (factor of 5 reduction). In general, an N path
channelization of spread signals reduces the dynamic range by N times1 , causing an N
times dynamic range reduction for the ADCs.
As seen, the CRAFT front-end brings the required ADC specifications from being
infeasible (top right corner) toward being achievable (bottom left half). By solving this
critical broad-band digitizing problem, CRAFT is expected to enable the realization of
wideband SDRs in the future.
The paper is organized as follows. First, the conceptual charge-based passive de-
sign utilized in CRAFT is described. The CRAFT implementation is then discussed in
detail, including a brief description of the on-chip circuitry that interfaces the design
1 Additionally, unlike the perfect channelization example shown, even in the case the signals are
congested, but not directly on-bin, the DFT provides su cient signal spreading for this approximation
to roughly hold.
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for performance measurement. The circuit performance is ultimately limited by several
non-idealities. Modeling of these non-idealities, and design techniques and circuit op-
timization to mitigate them are discussed. Measurement results from a prototype 16
point 5GS/s design are then presented, followed by conclusions.
6.2 CRAFT Design Concept
CRAFT operations are based on charge re-use. Once sampled, the charge on a capacitor
is shared and re-shared with other charge samples such that the resulting mathematical
manipulation is an in-place DFT. By basing the design only on toggling switches (tran-
sistor gates), low power and high speeds are made feasible. Additionally, the power
scales with frequency, supply, and technology in a digital-like fashion.
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Fig. 6.5(a) shows the diagrammatic representation of the radix-2 FFT algorithm
used in CRAFT.
As seen, the FFT uses only two types of operations: addition, and multiplication
by twiddle factors. These twiddle factors are shown as powers of W in the figure,
where W = e 
2⇡j
16 , and are equi-spaced points on an unit circle in the complex plane
as shown in Fig. 6.5(b). As a result, for these scaling factors, W k, <{W k}  1, 8k
and ={W k}  1, 8k. Since passive computations inherently attenuate the signal, these
operations are particularly suited for sub-unity scaling.
For performing the CRAFT operations, the following charge domain computations
are used. Addition is performed by sharing the charges on two capacitors as shown
in Fig. 6.6(a). Multiplication is performed by stealing charge away from a capacitor
using a suitably-sized stealing capacitor (Cs) as shown in Fig. 6.6(b). These 2 simple
operations form the basis of all operations performed in CRAFT.
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Figure 6.6: Conceptual implementation of addition and sub-unity scaling operations on
which CRAFT is based
The 16 point, radix-2 CRAFT operation can be represented as a linear matrix
transform:
X =
1
k
F x (6.1)
where k is the scaling factor due to attenuation inherent in the CRAFT operation. Also,
note that any linear transform with a fixed matrix can be performed using the addition
and multiplication techniques outlined above. The result is a scaled version of the ideal
transformed output.
These operations are utilized in the CRAFT processor as shown in Fig. 6.7. Row
1 shows the ‘Share’ operation. Subsequent sub-unity twiddle-factor multiplication, if
required, is performed by charge stealing as shown in row 2: ‘Share and multiply’
operation in Fig. 6.7. Negation is performed by swapping the positive and negative
wires as shown in row 3, while multiplication by j (=
p 1) is performed by swapping
the appropriate wires of the real and imaginary components as shown in row 4 of Fig. 6.7.
These techniques are extended to perform complex multiplication, as shown in row 5. An
example butterfly operation using multiple complex multiplications is also shown in row
168
6. Note that each butterfly operation requires 2 clock phases. However, in the CRAFT
engine, we optimize the operations such that only 5, instead of 8, clock phases are
utilized for the 4 butterfly stages. This optimization is discussed further in Section 6.3.
The optimized butterfly blocks are then used to construct the 16 point CRAFT engine
shown in Fig. 6.8. As shown, the following di↵erent types of butterflies are utilized:
1 stage share (Type 1), 1 stage scalar multiply (Type 2A), 1 stage complex multiply
(Type 2B), 1 stage scalar multiply (Type 3A), 1 stage complex multiply (Type 3B),
and 2 stage complex multiply (Type 3C). The circuit schematics for these butterflies is
shown in Fig. 6.10.
The in-place CRAFT computations are inherently destructive; therefore, multiple
copies of each data value are required for multiple operations. Since a radix-2 FFT
algorithm performs the DFT with minimum number of operations per operand (less
copies required), it is selected for CRAFT.
Conceptually, the FFT is computed as follows: The input signal is sampled onto
capacitors. Since each input is operated on twice in an FFT butterfly, and twice for
complex operations, 4 copies of each sample are required. Also, considering I, Q (=
2) and di↵erential (= 2) inputs, the 16 point FFT requires 16 x 2 (complex math) x 2
(butterfly branches) x 2 (I, Q) x 2 (di↵erential) = 256 sampling capacitors.
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6.3 CRAFT Implementation
The CRAFT engine is implemented as shown in Fig. 6.11. The figure closely emulates
the layout implementation. A layout screenshot of the on-chip implementation, as well
as one of only the core are also shown in Fig. 6.12 and Fig. 6.13 respectively. The design
core, shown in Fig. 6.11, includes 4(= log2(16)) stages of FFT butterflies similar to the
signal flow graph representation in Fig.6.8. Also, in Fig. 6.11, note the di↵erent types of
butterflies corresponding to those in Fig.6.8 and in Fig. 6.10. As shown, the core design
is supplemented with input voltage samplers for data input, and output latches and
multiplexers for data read-out. A block-level detailed description of the figure follows
later in this section.
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All the blocks shown are clocked and controlled by state machines. The timing
diagram for the operations is shown in Fig. 6.14. The sampling operation (16 clock
phases) and processing operation (4 clock phases) are allowed equal amounts of time
in anticipation of an interleave-by-two implementation. The slower processing clock
phases allow for more settling time, lowering both the error and the power consumption
in the operations. In the current implementation, the reset phase prevents contiguous
time window conversions in an interleave by 2 design. However, this is only a trivial
limitation of this implementation, and the processing clock durations can be easily
reduced for only a marginal increase in power2 . Similarly, the processing phase can
be further reduced to obtain a lower latency design at the expense of higher power.
Moreover, dynamic optimization is possible through digital control of the clock phases.
For the energy optimized design described in this work, the optimization of the exact
duration of each phase is discussed in Section 6.4.
6.3.1 Sampler
The I and Q inputs are probed into the chip and sampled on the 16 sample phases
shown in Fig. 6.14. Fig. 6.15(c) shows the pseudo-di↵erential sampler used in CRAFT.
Compared to other traditional approaches shown in Fig. 6.15(a) and (b), this topology
provides excellent signal feedthrough cancellation for di↵erential signals.
During the sampling hold mode, the following mechanisms cause signal feed-through
2 Reducing the clock duration would require having larger switches for the same settling accuracy.
This would directly translate to a larger switching power dissipation.
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Figure 6.12: A screenshot of the CRAFT implementation layout
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Figure 6.13: A screenshot of the actual CRAFT core layout showing the nominal match-
ing between the parasitic wirings on two sampling capacitors
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Figure 6.14: Timing diagram showing the clock, trigger, sampling, processing, reset,
and output latch clocks
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and leakage: (a) capacitive feed-through due to the appreciable Cov/C ratio, and (b)
sub-threshold leakage dependent on the input as well as the sampled and held voltages
(see Fig. 6.15(a)).
A traditional way to improve the isolation is by grounding the intermediate node
during the hold-mode as shown in Fig. 6.15(b) [123]. This reduces the capacitive feed-
through as well as the input depence of sub-threshold leakage. However, to maintain
the same on-resistance, power consumption increases by more than 4X, the total par-
asitic loading of the input driver increases, and matching degrades. For example, for
the requirements in CRAFT, a ⇠50dB isolation improvement compared to (a) can be
realized for a 4.1X power increase.
In comparison, the proposed sampler configuration (Fig. 6.15(c)) uses matched cross-
coupled feedthrough paths from the di↵erential inputs to cancel the capacitive signal
feed-through at the output node. Note that, in this configuration, no additional switch-
ing or active power is necessary. Moreover, sub-threshold input leakage e↵ects are
di↵erentially-suppressed for small hold voltages. This is useful as in-place processing
operations may create small results which should not be disturbed. Simulations suggest
that the proposed design in Fig. 6.15(c) provides perfect isolation (>100dB) compared
to Fig. 6.15(a) and is only limited by device and layout mismatch.
As shown in Fig. 6.11, each input sample is stored using a set of 16 capacitors (4
copies of pseudo-di↵erential, complex inputs). For a 16 point FFT, 16 such sets (total
of 256 capacitors) are used. The 256 sampling switches are designed to run at 5GS/s
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Figure 6.15: The proposed sampler, compared with 2 traditional samplers
with a total di↵erential input swing of 1.2V and a 60dB SFDR in simulation.
The design samples and processes signals using a pseudo-di↵erential representation;
two capacitors, each with voltages ranging from 0 to 2Vcm = Vcm±Vp, give a signal range
of Vpp,di↵ = 4Vcm. Advantages of this arrangement include: maximized swing while using
nMOS-only switches; issues inherent to below-ground swing are avoided; wire swapping
can be used for performing negation without bottom-plate switches; capacitors can use a
shared bottom-pate for considerable area savings; and signal-independent non-idealities,
like clock-feedthrough, appear as common-mode. Although not used in this work, it is
also possible to use bottom plate sampling to alleviate charge injection errors in the
passive sampler [115].
The choice of the size of each sampling capacitor is a trade-o↵ between the speed
and the integrated noise in the circuit. For capacitor size selection, the non-linearity in
the circuit is estimated at approximately 60dB and the integrated noise level is placed
lower than this so that the circuit is not noise limited. For this, the sampling capacitors
are sized at 200fF each such that the total output referred kT/C noise contribution by
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the CRAFT engine due to the sampling and processing operations is 64.4dB below the
output full-scale signal. Details of the noise contribution of the processing operations is
discussed in Section 6.4.
As shown in Fig. 6.11, 16 buses, each 16 wide, are connected to the sampling ca-
pacitors, and run through the CRAFT core. These wires are always connected to
the sampling capacitors; consequently, their parasitic capacitance forms a part of the
sampler and needs to be accurately matched. Additionally, since the operations are
performed in-place, the outputs appear on the sampling capacitors at the end of the
processing phase.
6.3.2 CRAFT Core
The CRAFT core performs the FFT operation in 4 (= log2(16)) stages as represented
in Fig. 6.8. The processing clock phases were shown in Fig. 6.14. The CRAFT op-
eration, represented in matrix form as shown in equation (6.1), can be further bro-
ken down into 4 share and 4 multiply operations in the 4 constituent stages as shown:
F = 116 · S4S3S2S1Ibitrev, where each of the 4 stages are denoted by Si, and i is the stage
number. The 24 = 16 division factor is because of the inherent scaling by 1/2 in each
charge averaging operation. The Ibitrev and Si matrices are expanded in Appendix C.
The CRAFT matrix equation (6.1) can be written as X = 116 · S4S3S2S1Ibitrevx repre-
senting the signal flow graph in Fig. 6.5 and Fig. 6.8.
As described in Fig. 6.7, each butterfly is conceptually implemented using switches
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and scaling capacitors that perform a set of share and multiply operations on the input
samples. Moreover, the a priori knowledge of the exact FFT operations are exploited
to hard-wire a number of modifications that reduce the number of clock phases required
per stage, and limit the signal attenuation inherent to passive computation. The im-
plementation details of these improvised butterflies in each of the 4 stages is shown in
Fig. 6.10 and described below in detail.
Stage 1
The first stage comprises only share operations as shown in Fig. 6.5, and by the share
matrix, S1 in Appendix C. All the butterflies in this stage are almost identical, as shown
in Fig. 6.8, and Fig. 6.11. The implementation of the butterflies is shown in the top of
Fig. 6.10 (Type 1).
Note that the magnitude of the multiplicand in this stage is unity. This is a trivial
operation; consequently, the multiplication stage can be completely eliminated as shown
in Fig. 6.10. As shown in the Type 1 butterfly, two operands A and B perform a
share operation. Each operand is represented using 2 copies of <± and =± pseudo-
di↵erential voltages stored on 8 capacitors3 . Corresponding (<± & =±) charges on
these capacitors are shared when the stage 1 processing clocks are enabled. RC error
cancellation, as discussed in Section 6.4.2, is performed using wire-swapping at the
outputs. For multiplication by ‘±j’, as required in some butterflies as shown in Fig. 6.8,
3 Two copies of this butterfly are implemented in the actual circuit to provide 4 copies for the
complex butterfly stages utlized in stages 2 and 3.
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wire-swapping is performed as shown. This stage consumes a single processing-clock
cycle as shown in Fig. 6.14.
Stage 2
The second stage comprises share and multiply operations as shown in Fig. 6.5, and
represented by the S2 matrix in Appendix C. In this stage two types of operations are
performed: share and multiply by unity, and share and multiply by W 2 = 1p
2
  1p
2
i.
We note that a share followed by multiplication by a complex twiddle factor (mr  jmi)
with equal real and imaginary parts (mr = mi = m) can be simplified as shown below:
[(Ar + jAi) + (Br + jBi)] ·m(1  j)
= (Ar +Br +Ai +Bi) ·m+ j( Ar  Br +Ai +Bi) ·m
As a result, the 2-stage complex multiplication can be replaced using a single-stage
share and multiply operation with 4 operands. Moreover, the share and multiply oper-
ation can be replaced by only a share operation to reduce the attenuation, as shown in
Fig. 6.10 (Type 2B). For perfect symmetry and equalized settling, the switching con-
figuration as shown in Type 2B is used. The mathematical scaling due to a 4-share
operation is 14 . Scaling this to the intended attenuation of
1p
2
, we note that a unity
gain needs to be replaced by a share (scaling by 12), and a scaling factor of
1p
2
. Con-
sequently, the other butterflies in this stage which originally required a scaling factor
of unity should instead be scaled by 1p
2
. This scaling is obtained using a share and
multiply operation shown in Fig. 6.10 (Type 2A). The third switch, in Type 2A, is used
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for improving the di↵erential settling as discussed in Section 6.4.2. The improvisation
using a 4-share operation eliminates one clock phase, thereby providing for more settling
time, and minimizes the mathematical attenuation inherent to charge-computations by
p
2.
Stage 3
The third stage comprises share and multiply operations as shown in Fig. 6.5 and
represented by matrix S3 in Appendix C. As seen in the figure, the twiddle factors in
this stage includeW 1 = j ·W 5 = cos(⇡8 ) j ·sin(⇡8 ), andW 3 = j ·W 7 = sin(⇡8 ) j ·cos(⇡8 ).
These butterflies require the complete complex multiplication stage shown in Fig. 6.7
and consume 2 clock cycles:  3A and  3B in Fig. 6.14. Also, for the 4 twiddle factors,
only two types of stealing capacitors, in conjunction with ’j’ wire-swaps, are used in
order to reduce mismatch. The implementation of these butterflies is shown in Fig. 6.10
(Type 3C). As shown, the complex multiplication is implemented in 2 stages. The
entire operation is scaled by 1/mi in order to reduce the total attenuation by sec(⇡/8).
Consequently, only one scaling capacitor is necessary for this butterfly type as shown.
The share and multiply by unity is performed using a share operation as before. Also,
similar to stage 2, these butterflies incorporate a constant scaling factor using a stealing
capacitor to equalize the total stage scaling to the scaling incurred in the complex
multiplication butterflies. These butterflies, shown in Fig. 6.10 (Type 3A), utilize both
 3A and  3B for their operations. Half-dummy switches are used as shown to cancel
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clock feed-through and reduce charge injection (details in Sections 6.4.4 and 6.4.5).
Multiplication by W 2 is performed using a technique similar to the 4-point share
switch used in stage 2. For stage 3, however, further attenuation is required to adjust
for the inherent scaling in the Type 3C butterflies in this stage. Therefore a stealing
capacitor is added to the Type 3B butterflies. The optimized switching configuration
is determined and shown in Fig. 6.10 (Type 3B). Extra switches added for improving
the di↵erential settling as shown. Half-dummy switches added for clock feed-through
cancelation are omitted to avoid clutter in the diagram.
Stage 4
The fourth stage comprises only share operations as shown in Fig. 6.5 and in the matrix
below. These butterflies are identical to the butterflies in stage 1 and are not redrawn
in Fig. 6.10.
Using the improvised share and multiply techniques, only 5 clock phases are used
for FFT computation. Moreover, the total attenuation in the CRAFT core is limited to
0.38 (= 1⇥ 1p
2
⇥ 12 · sec(⇡8 )⇥ 1) as shown in Fig. 6.8. This attenuation is 6.5X (16.3dB)
superior compared to an unmodified implementation4 .
Note that the butterfly implementation depicted in Fig. 6.11 imitates the signal flow
shown in the last row of Fig. 6.7; as a result, after each operation, half the wires return
4 An unmodified implementation is one which uses generic complex scalar butterflies (Fig. 6.7, row 6)
everywhere.
185
to their bus while the rest continue on the other bus. To equalize the sampler wiring
parasitics, the switches are always placed midway between two operand buses. Two
example wires, one always returning to its own bus while the other always shifting on
to the other operand bus, are highlighted in the layout screenshot in Fig. 6.11. As seen,
the two wire lengths (and their associated parasitics) are nominally matched.
6.3.3 Output Latch
On the far end of the core, the wires connect through switches to operational transcon-
ductance amplifier (OTA) based analog latches that save the outputs prior to being
read out (Fig. 6.11). To match the CRAFT performance, a two-stage, folded cascode,
di↵erential OTA with 70dB gain and 900MHz UGB is designed. The OTA is used in
a di↵erential switched capacitor analog latch, shown in Fig. 6.16. The corresponding
clock phases used are shown in Fig. 6.14. The latch performs o↵set cancelation during
the CRAFT sampling and processing phases ( AZ), and latches the CRAFT output
with a 10⌧ settling accuracy during the next 32 clock phases ( L). The output is then
held ( H) for output read until the external measurement system reads the outputs.
Thirty-two (16⇥2 for real and imaginary) of these latches capture the FFT output.
Switched-capacitor based common-mode feedback is performed during the  AZ phase.
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Figure 6.16: One of the 32 output latches used to latch the CRAFT results
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6.3.4 State Machines
As shown in Fig. 6.17, the entire sampling, FFT computation, and testing interface
require multiple clocks to be generated and interfaced with the testing equipment. The
design uses an input clock to generate all internal signals. State machine 1 (SM1) is
externally triggered and generates 16 sampling clock phases as shown in Fig. 6.14. It
then generates the processing clocks that operate the CRAFT core switches. Another
state machine (SM2) uses handshaking with SM1 and with an external FPGA (NI-
7811R) to determine if the outputs and the FPGA are ready and subsequently generates
the analog latch clocks. The latched outputs are observed sequentially using an FPGA
controlled output MUX.
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Figure 6.17: Test setup for the CRAFT processor (on and o↵ chip)
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6.4 Circuit Non-idealities and Optimization
As expected, the design relies heavily on digital circuits. Also the design’s regularity
and complexity makes it comparable to digital designs. However, despite these similar-
ities, the CRAFT engine is an analog circuit, and remains vulnerable to circuit non-
idealities including noise, matching, and non-linearity. Consequently, accurate modeling
of non-idealities is critical. Moreover, switched capacitor circuit noise, charge-injection,
and charge-accumulation are not adequately modeled in circuit-level simulators. For
this design, CRAFT-specific models of dominant non-idealities (noise, settling, clock-
feedthrough, charge-injection, etc.) are developed in MATLAB R . Each non-ideality
is modeled as an independent error source. These error sources can be enabled and
disabled independently in simulation for each stage of the CRAFT implementation to
enable isolation of the impact of each error source. Also, a priori knowledge of the
operations is utilized to devise novel circuit techniques such as correlated noise reduc-
tion, di↵erential settling error cancellation, and high-linearity switches. Performance
is optimized using system simulations that model both the non-idealities and the new
circuit techniques. This enables the high dynamic range even at 5GS/s. The di↵erent
sources of non-ideality, their modeling, and mitigation techniques used for CRAFT are
outlined below.
The di↵erent operations in CRAFT can be distinguished into the initial sampling
phase, and the subsequent processing phases. In this section, the e↵ect of noise in
the sampler as well as the core is discussed. This is followed by a discussion on other
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non-linearities in the CRAFT core processing5 switches, namely: operand-dependent
processing-switch resistance, clock-feedthrough, charge injection and absorption, and
incomplete settling, and outline some techniques for their mitigation.
6.4.1 Noise
Sampling Noise
Motivation During a voltage sampling operation, noise presents as a final-value dis-
turbance with power kT/C. Noise during the reset operation does not matter6 . In
this design, 4⇥2 capacitors, 200fF each, are used to sample 4 copies of each input
pseudo-di↵erentially. The full-scale input is Vpp,diff = 1.2V . This sampler yields a
sampled-noise voltage of
q
V 2n,rms = Vn,rms = 144µV on each of the 4 single-ended
copies (–63.4dBFS). As the noise is uncorrelated, averaging these copies at the output
and forming a di↵erential output gives a total noise of Vn,rms = 144 · 1p4 ·
p
2 = 102µV
(–72.4dBc) for a full-scale single-tone input.
Also, for the sampling bandwidth used, the noise of the test equipment’s 50⌦ source
resistance is approximately 6dB below the sampler noise per single-ended copy. However,
it is correlated among the output copies and does not benefit from copy averaging,
e↵ectively doubling the total sampled noise power (Nsamp = 2 ⇥Ninput = 2 ⇥Nswitch)
during testing.
5 The sampling process and its related non-idealities have been well-studied in literature; we focus
on the processing non-idealities in this paper.
6 This is not true for a current-domain sampler: noise during the reset phase disturbs the initial
value, and this noise combines with the noise added when the sampling switch opens at the end of the
sampling period.
190
Modeling Sampling noise e↵ects are included into our MATLAB R system simulation
model. After sampling or resetting, a Gaussian random variable with   = Vn,rms =
p
kT/C
is added to the each capacitor’s final value.
Mitigation The sampling capacitor size sets both the sampler’s noise as well as the
baseline for the processing noise because the same capacitors are used for computations.
The capacitor size is selected to be 200fF/capacitor based on the simulated total output-
referred noise.
Processing Noise
Motivation Similar to the sampling operation, noise from the CRAFT core switches
corrupt the computations. At the end of every share operation, kT/C noise power
is added to each output copy. Interestingly, this instantaneous sampled noise on the
two capacitors arising from a single switch is completely correlated (equal magnitude,
opposite signs). Similarly, the noise sampled on the capacitors during a share and
multiply operation arise from the same switches, and are therefore partially correlated.
Also, any noise of the input operands (for e.g., from the previous stage of operations)
get averaged out during a share operation.
Modeling For modeling and simulating the processing noise, Gaussian random vari-
ables distributed in magnitude and sign on the output copies in exactly the manner the
noise-transfer functions dictate for the particular switch configuration are used. This
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generates the proper noise correlation on the output copies, that, averaged over mul-
tiple simulations, provide the expected output referred noise power. For example, for
a 2-point share operation (row 1 of Fig. 6.7), the integrated rms noise voltages at the
outputs are given by Vn,rms =
p
0.5⇥ kT/C, and are di↵erentially correlated. This
configuration is used in stages 1 and 4 of CRAFT, shown in the Type 1 configuration
in Fig. 6.10.
Mitigation Noise of the later stages of the CRAFT engine is reduced due to copy
averaging. Four copies of each output are available, and are shared to reduce the total
noise power by 4. Moreover, correlation, ⇢, between these copies that appear on the
same final stage output can be exploited for noise reduction if the noise-correlated pairs
appear at the same output.
Total Output Noise The noise contribution of each stage is computed analytically
and tabulated in Table 6.1. The attenuation (Av) reduces the output referred noise by
A2v. The total single-ended, copy-averaged output referred noise, including the noise
of the 50⌦ source, is computed as shown in the last column yielding a total output
referred noise of 0.23 · kTC ( 64.4dBFS per di↵erential <, = output for a noise EVM of
 62.5dBFS7 ).
7
p<2 + =2 is a chi distribution with 2 degrees of freedom. For Xi ⇠ N (0, 1) it has mean
p
⇡/2
(=1.96dB).
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Table 6.1: Summary of noise contribution in CRAFT
Stage Noise sources V 2n per copy Av ⇢out Pn,out =
 
1
4
  · V 2n ·A2v · (1 + ⇢)
Sampler (4-copy) 1.000 · kTC 0.38 0 0.0366 · kTC
1 2pt. share 0.500 · kTC 0.38 0 0.0183 · kTC
2 2pt. sh./scale (m=1/
p
2) 0.646 · kTC 0.54 0 0.0473 · kTC
3 2pt. sh./scale (m=0.541) 0.729 · kTC 1  0.51 0.0912 · kTC
4 2pt. share 0.500 · kTC 1  1 0
Total output referred CRAFT noise 0.193 · kTC
50⌦ source, output referred ⇡ 0.037 · kTC
Total output referred noise 0.23 · kTC
6.4.2 Incomplete Settling
Motivation For an RF discrete time signal processor, very high sampling and pro-
cessing speeds are mandated. The speed of operations in CRAFT directly trade-o↵ with
the settling accuracy of the operations. The switch size can be increased to allow better
settling; however, this not only increases the power consumption, but also causes larger
charge-injection and clock-feedthrough errors. To optimize the computation accuracy,
the time-domain settling characteristics give useful insight.
For the modeling and mitigation sections that follow, two aspects are considered.
First, models are developed for a single-ended settling scenario. Later, this model is
extended to the pseudo-di↵erential operation utilized in CRAFT. Mitigation techniques
are developed based on these models.
Note: indentation takes up space... formatting suggestions?
Modeling
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(i) Single-ended settling: Consider 2 operand capacitors, each with a capacitance,
C, with voltages of V +a (t) and V
+
b (t). A 2-point share operation, implemented
as in row 1 in Fig. 6.7 and Fig. 6.10 (Type 1), has a settling response as shown
in equation (6.2), and is plotted in Fig. 6.18 (see V +a (t) and V
+
b (t)). The input
capacitors (C), holding initial values of va0 and vb0, are connected by a switch of
resistance Rsw at t = 0. This yields a settling error time-constant: ⌧d = RswC/2.
Va(t) =
1
2 (va0 + vb0) +
1
2 (va0   vb0) e t/⌧d (6.2)
Vb(t) =
1
2 (va0 + vb0)| {z }
ideal result
  12 (va0   vb0) e t/⌧d| {z }
settling error
A 2-point share and multiply operation, as shown in Fig. 6.7, has the settling
response of equation (6.3). The input capacitors (C), with initial values va0 and
vb0, are connected to the stealing capacitor (Cs, with no initial value: vs0 = 0)
by switches of resistance Rsw. The input-to-stealing-capacitor ratio defines the
scaling factor of the operation: m = 2(2+Cs/C) .
Va(t) =
scaled-sum termz }| {
1
2 (va0 + vb0)m
h
1 +
 
1
m   1
 
e t/⌧s
i
+
di↵erence termz }| {
1
2 (va0   vb0) e t/⌧d (6.3)
Vb(t) =
1
2 (va0 + vb0)m| {z }
ideal result
h
1 +
 
1
m   1
 
e t/⌧s
i
| {z }
scaling error factor
  12 (va0   vb0) e t/⌧d| {z }
di↵erence settling error
The di↵erence and sum-settling time-constants, ⌧d and ⌧s respectively, are
⌧d = RswC ⌧s = Rsw · (C k Cs/2)
= RswC · (1 m)
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(ii) Pseudo-di↵erential settling: Pseudo-di↵erential operands are described by the
relationships below, where V + and V   are the voltages on separate capacitors for
the positive and negative components of the operand.
VA(t) = V
+
a (t)  V  a (t) VB(t) = V +b (t)  V  b (t) (6.4)
Consequently, charge-domain operations are performed separately on these compo-
nents. The time-domain settling response of these di↵erential operands is shown
in Fig. 6.18. For example, VA(t) is composed of two share and multiply set-
tling operations as shown below. Using m0 = m
⇥
1 +
 
1
m   1
 
e t/⌧s
⇤
and ✏ =
1
2 (va0   vb0) e t/⌧d , we can write,
VA(t) =
V +a (t)z }| {⇥
1
2
 
v+a0 + v
+
b0
 
m0+ + ✏+
⇤  V
 
a (t)z }| {⇥
1
2
 
v a0 + v
 
b0
 
m0  + ✏ 
⇤
(6.5)
=
 
v+a0 + v
+
b0
 
1
2(m
0+ +m0 )| {z }
m0d
+(✏+   ✏ )| {z }
✏d
The di↵erential nature (v+a0 =  v a0 and v+b0 =  v b0) allows this share and multiply
expression to be written in a form similar to the single-ended expressions V +a (t)
and V  a (t) within equation (6.5) (m0 = m0d = 1 for share operations).
VA(t) =
 
v+a0 + v
+
b0
 
m0d + ✏d VB(t) =
 
v+a0 + v
+
b0
 
m0d   ✏d (6.6)
For the di↵erential operands, scaling error,m0d = m
h
1 +
 
1
m   1
 
1
2(e
 t/⌧+s + e t/⌧
 
s )
i
,
and inter-copy error, ✏d =
 
v+a0   v+b0
 
1
2(e
 t/⌧+d + e t/⌧
 
d ), now include the settling
e↵ects of the positive and negative components of the pseudo-di↵erential represen-
tation. For the case of small operand swings, ⌧+d ⇡ ⌧ d and the di↵erential error’s
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relationship to the two operations performed (pos. and neg.) is clearest: m0d ⇡ m0
and ✏d ⇡ 2✏.
Mitigation
(i) Single-ended settling: The settling accuracy can be improved through the ad-
dition of a third switch (Rsw,N) for the share and multiply operation, as shown in
Fig. 6.10 (Type 2A). This improves the di↵erential settling error on the 2 operands
by providing an alternate settling path. Note, from Fig. 6.10 (Type 2A), the
widths of the main sharing switches (having a resistance, Rsw) e↵ectively occur in
series for the di↵erential settling equation. As a result, increasing the third switch
width (having a resistance, Rsw,3) improves the di↵erential settling twice as power-
e ciently compared to increasing the main switch width (see equation (6.7) below).
For our switch-sizing choice, the settling-power product ((e⌧d)2 ⇥ Psw) improves
⇠ 3dB.
⌧ 0d = (2Rsw k Rsw,3) · (C/2) = RswC ·
⇣
1
1+2Rsw/Rsw,3
⌘
(6.7)
(ii) Pseudo-di↵erential settling: Considering these settling expressions and the sit-
uation under small operand swings, a method for RC settling error cancellation
(RCX) is developed. Recognizing that V  a and V
 
b settle to the same value but
have ✏ error of opposite sign, they can be interchanged to form the new di↵erential
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Figure 6.18: Reduction in di↵erential settling error using RCX
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operands below (compare with equation 6.4).
VA,RCX(t) = V
+
a (t)  V  b (t) VB,RCX(t) = V +b (t)  V  a (t)
This is implemented using only wire swapping as shown in Fig. 6.18. As shown,
swapping the output wires between the copies greatly reduces di↵erential settling
error. While the pseudo-di↵erential “inputs” (+, ) to the operation are (V +a , V  a )
and (V +b , V
 
b ), the capacitors holding the “output” results (2 copies) are (V
+
a , V
 
b )
and (V +b , V
 
a ). This rewiring causes only a slight change to equation (6.6) for the
two output copies as seen below.
VA,RCX(t) =
 
v+a0 + v
+
b0
 
m0d + ✏d,RCX VB,RCX(t) =
 
v+a0 + v
+
b0
 
m0d   ✏d,RCX
(6.8)
This changes the (e t/⌧
+
d + e t/⌧
 
d ) term in ✏d into (e t/⌧
+
d   e t/⌧ d ), allowing the
di↵erential-settling error to be canceled when ⌧+d ⇡ ⌧ d . Also, it can be shown that
✏d,RCX < ✏d:
✏d = (✏
+   ✏ ) ✏d,RCX = (✏+ + ✏ ) = (✏+   ✏ )

✏+ + ✏ 
✏+   ✏ 
 
= ✏d · tanh
⇣
t
⇣
⌧+d  ⌧ d
2⌧+d ⌧
 
d
⌘⌘
This means that RCX always yields a net improvement8 . RCX is used in all the
CRAFT butterflies as seen in Fig. 6.10. Simulations show a net improvement of
about 10dB in the FFT settling error from RCX.
8 It is important to understand that the inter-copy error is not actually being cancelled, it is just
partially translated into a common-mode component. In case a stage with common-mode rejection
follows, this settling error is rejected.
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6.4.3 Operand-dependent Processing-switch Resistance
Motivation The on-resistance of the nMOS only processing-switches are dependent
on the operand value. This variation in Rsw causes a range of time-constants to be
realized. Furthermore, the time-variation of node voltages cause Rsw to vary during
the computations. For example, a 2-point share has a switch with resistance, Rsw =
Rtriode(VG, VD, VS) = Rtriode(Vdd, Va(t), Vb(t)). Consequently, the system of di↵erential
equations no longer have solutions as in equations (6.2) and (6.3).
Modeling Short of full circuit-level simulation, settling behavior must at least be
modeled using iterative numerical evaluation of the di↵erential equations with a small
time-step between re-computation of switch resistance values. Simulated node voltages
can then be used to calculate e↵ective settling time-constants ⌧s,e↵ and ⌧d,e↵ (of equa-
tions (6.2) and (6.3)) at t = ts. These values, heretofore referenced as simply ⌧s and ⌧d,
lump the e↵ects of voltage and time variation, as well as resistance di↵erences in multi-
switch configurations rather than referring to the instantaneous value of Rsw(t)·C. This
reinterpretation allows the analysis and notation of equation (6.6) and equation (6.8)
to be retained.
6.4.4 Clock Feed-through
Motivation Clock signals used to toggle the CRAFT core switches feeds through
the nMOS-switch overlap capacitances to the operand capacitors, C or Cs, causing a
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charge-domain error on the operand values. Each charge-domain operation consists
of one rising and one falling edge applied to the switches. In the case of complete
settling, share operations (equal operand capacitors, C) generate equal and opposite
disturbances (+  and  ) on the operands as the switch closes and opens causing no
overall error. However, for share and multiply operations, the operand capacitors are
unequal (2 Cs and 1 Cs). As a result, the operands su↵er unequal disturbances (say,
 1 and  2) during a switching event. The rising-edge clock-feedthrough charge gets
shared during the operation phase. However, when the switches are opened, the   1
and   2 falling-edge clock-feedthrough charge is not re-distributed, causing errors of
± ( 1  2)2 .
Modeling AMATLAB R model of the CRAFT clock-feedthrough is utilized as follows.
A rising-edge feedthrough voltage step is applied. The perturbed voltages then perform
sharing. Another falling-edge feedthrough voltage step is then applied. The magnitude
of each voltage step is a function of switch sizes, node capacitances, and the supply
voltage.
Mitigation Clock feedthrough is minimized by adding half-dummy switches. This
comes at the cost of doubling switching power and requiring di↵erential clocks. Isolating
the error sources, simulating their propagation in MATLAB R , and analyzing their e↵ect
on the total error is therefore critical for optimization.
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6.4.5 Charge Injection and Absorption
Motivation During switched capacitor operations, turning on MOS switches causes
charge absorption perturbing the source and drain nodes, while turning o↵ the MOS
switches causes channel charge injection to these nodes.
The charge injection error depends on the impedance on each side, the clock transi-
tion time, the channel transient time constant, and the node time constants, as discussed
in [124]. For charge absorption, apart from the factors mentioned, the operand node
voltages play an important part as shown in Fig. 6.19. Note, however, that as a result
of the sharing operation that follows turning on the switch, the charge absorption error
is distributed among the sharing capacitors causing a constant error. On the contrary,
the charge injection error, occurring at the end of the share operation is not shared,
and causes impedance and fall-time dependent errors. In CRAFT, however, due to the
high speed of operations, incomplete settling causes some of the charge absorption error
to be retained. As a result, this error needs to be modeled for high dynamic range
performance.
Modeling For modeling the charge injection and absorption, the clock edge is as-
sumed to be much slower than the minority carrier time constants. For charge injec-
tion, an equal split is assumed at the end of the sharing operation (equal voltages and
equal impedances on both nodes) as shown in Fig. 6.19. For the share and multiply
operation, the model developed in [124] is utilized. For charge absorption, the e↵ect of
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Figure 6.19: Charge injection and absorption for a sharing operation
the instantaneous node voltages is included in the model. This error is then operated
upon, and the remnant of this error due to incomplete settling is included in the output
values.
Mitigation Like clock feedthrough, half-dummies are an e↵ective way of reducing
the e↵ects of channel charge9 . However, apart from doubling the power consumption,
their primary limitation is that they work best only when the charge-split is even. This
occurs only for share operations with small input operand swings. In other cases, the
dummy weighting could be adjusted to compensate for unequal charge split due to
unequal impedances (stealing capacitor). However, this would reduce the e↵ectiveness
of the clock-feedthrough cancellation.
To minimize the e↵ect of the residual charge absorption disturbance, improving ts/⌧
without increasing the switch channel charge Qch is desired. Here ts is the settling time,
9 Note, that in passive charge-domain operations, switch channel charge must be handled without the
advantages available to traditional switched-capacitor circuits such as virtual grounds or low impedance
nodes.
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and ⌧ is the settling time constant. Without increasing ⌧ , this can be accomplished by:
increasing ts, decreasing switch length, or choosing a Vdd for a minimum Cch/Rsw, as
described in Section 6.5.
6.5 Design Methodology and Optimization
For the CRAFT design, power, speed, and dynamic range directly trade-o↵ with each
other. Moreover, the analysis of non-idealities, discussed in Section 6.4, represents a
complex design space with di↵erent trade-o↵s associated with the mitigation techniques.
This section outlines a design and optimization methodology used in the CRAFT de-
sign for superior performance. For this specific implementation, the following specifica-
tions/constraints were assumed:
1. A 5GS/s input rate with an interleave by 2 CRAFT engine for processing con-
tiguous windows: This provides a total processing time of 16⇥ 15GHz = 3.2ns.
2. A 60dB (10bit) dynamic range is chosen as a target specification.
Using these specifications, the CRAFT engine is optimized for power. The design
methodology is divided into an architecture choice based on the constraints listed, fol-
lowed by energy optimization.
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6.5.1 Architecture Choice
For the architecture choice the processing time is assumed to be shared equally among
the 5 clock phases. This assumption is revisited during energy optimization later. Also,
a nominal Vdd for all the stages is assumed as a first guess. Based on these assumptions,
the following choices are made:
1. Input swing: The maximum input swing, Vsig,max for the sampler is chosen to
achieve better than  60dBFS non-linearity floor for the sampler running at 5GS/s.
This represents the peak-to-peak input swing. As a result, the common mode
voltage, Vcm is set at
1
2 · Vsig,max.
2. Capacitor size: The sampling capacitor size is selected such that the noise floor
from the sampling operation is at least 10dB lower than required for the target
SNDR of 60dB. This provides a sampling capacitor size of 200fF.
3. Attenuation: The attenuation in the FFT degrades performance. Fortunately,
the techniques to minimize the attenuation, as discussed in Section 6.3, do not
trade-o↵ significantly with power. Consequently, all techniques that mitigate at-
tenuation are incorporated for improved performance.
4. Dummy switches: The e↵ect of clock-feedthrough and charge injection for each
stage on the overall SNDR is simulated. Dummy switches are selected for stages
where the overall SNDR is otherwise not met.
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5. Settling optimizing switches: The overall settling error is simulated, and settling
optimization switches are chosen for stages where the SNDR specification is oth-
erwise note met.
6. Sampler switch size: The minimum switch size that provides adequate sampler
settling for the required SNDR is determined.
7. Settling: The minimum per stage settling required for the overall SNDR is selected.
6.5.2 Energy Optimization
The exact switch sizing in each stage, as well as the Vdd employed, trade-o↵ with the
energy consumption. The energy optimization algorithm is outlined below.
1. Supply voltage: The triode resistance of the switch is approximated for short chan-
nel devices in deep triode10 as:
Rtriode /
✓
1 + U0Vov
Vov
◆
⇡
✓
1
Vov
◆p
Using this approximation, the switch resistance is Rsw /W 1 (Vov) p. For a con-
stant Rsw,W / (Vov) p = (Vdd   (Vtn + Vcm)) p. In order to calculate the energy
per switch operation, we compute 12CgsV
2
dd / W · V 2dd. Using these equations, we
compute the energy per switch operation for a constant switch on-resistance:
Esw
    
const.Rsw
/ V
2
dd
(Vdd   (Vtn + Vcm))p (6.9)
10 For the devices used in CRAFT, p = 0.50 provided an accurate empirical fit.
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This is plotted in Fig. 6.20. As seen, this curve has a unique minimum energy.
The minimum occurs at Vdd,opt =
2
2 p (Vtn + Vcm). This optimum Vdd is then
customized per stage depending on the varying voltage swings as a result of at-
tenuation11 .
2. Switch size: For calculating the optimal switch width note, that each Vdd cor-
responds to a particular switch width (for a given resistance) on the constant-
resistance plot. The maximum allowable nominal resistance can be calculated
based on the required settling and allocated time chosen in Section 6.5.1. There-
fore, from the Vdd chosen above, and the maximum allowable resistance, the opti-
mal switch width, W , for each stage, is calculated.
3. Time allocation: Note that the energy per stage is dependent on the required
switch resistance, and consequently, the time allocated per stage. The per-stage
time allocated is now considered as the last optimization variable, and is re-
distributed (instead of the equal distribution assumed earlier) to optimize the
total energy further. For the new allocated times, new optimal switch widths are
determined.
4. Half-dummies: Finally, the use of half-dummies in specific stages is revisited.
Although unlikely, it might be possible to hit the required SNDR by providing
11 For the optimization described, it is assumed that 2 di↵erent Vdds are available for optimization
to cover a general case. The optimization algorithm can be easily modified for the specific case using a
single or multiple Vdds, based on availabilitiy.
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more time (reducing switch width and resulting clock-feedthrough) to the SNDR-
limiting stage instead of adding half-dummies. This possibility is also verified
before finalizing the design.
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6.6 Measurement Results
The design has been implemented in the IBM 65nm CMOS process. Measurement
results are shown in Fig. 6.22 6.26(a). The measurements shown have been calibrated
to compensate for systematic o↵sets due to parasitics. The calibration process used,
and a suggested improvement in the process are detailed below.
6.6.1 Calibration
The accuracy of the CRAFT operations is dependent on the matching between the
capacitors used to realize it. Any systematic mismatch between the capacitors causes
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computation errors that reduce the dynamic range of the system. However, since these
errors are systematic, and input independent, it is possible to calibrate out the errors
after conversion to digital. For our measurements, we use a simple calibration technique
described below.
First, the non-idealities in the CRAFT operation are represented using a modified
FFT matrix, F0, that includes the e↵ects of mismatch and represents the non-ideal
CRAFT operation. The resultant outputs are represented byX0 : X0 = 1k F
0 x. A simple
calibration scheme is constructed by observing that the FFT matrix, F is comprised of
256 elements. A set of inputs (16 samples) provide a set of 16 outputs corresponding
to 16 linear equations. Consequently, a set of 16 mutually independent sets of inputs:
vectors xi, with entries xi(t) constitute 256 independent equations. Using the measured
results, X0i, with entries X
0
i(n), the 256 elements of the non-ideal F
0 matrix can be
determined.
To generate the linearly independent inputs, 15 separate single-tone inputs, each
centered on a non-DC bin i, are applied to the system. The inputs are at -6dBFS (dB
of full-scale) so as to avoid introducing circuit non-linearity e↵ects during calibration.
The 16th independent input constituted an output on the DC bin, which can not be
stimulated due to the ac coupled nature of the system. Instead, an ideal DC response
is assumed. Synchronous averaging of 500 measurements runs, for each X0i, is used to
reduce noise.
The ideal time-domain inputs, x, are calculated based on the magnitude and phase
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of the measurement bin peak X0(i). Since the actual measured phase and magnitude
of the on-bin terms are used, the attenuation caused by the FFT implementation (k
term of non-ideal FFT: X0 = 1kF
0x) is incorporated. Also, the test setup and sampler
frequency response e↵ect are partially removed.
After determining an estimate of F0, a correction matrix, Hˆ is computed.
F0 = Xˆ0xˆ 1 ) Hˆ = F(F0) 1 = Fxˆ(Xˆ0) 1
where xˆ is the calibration input and Xˆ0 is the calibration output.
All subsequent measurements across di↵erent magnitude and frequency inputs are
then calibrated by applying Hˆ to X0 ) X = Fx = HˆF0x = HˆX0.
6.6.2 Test Setup
The test setup is shown in Fig. 6.17. I and Q inputs are generated using the Tektronix
AWG-7122B arbitrary waveform generator and input to the CRAFT engine using 50⌦
terminated probe-pads, which feed the sampler array. The latched outputs are exter-
nally bu↵ered, and captured by external ADCs controlled by an FPGA (NI-7811R)
programmed using LabVIEW R .
Note that the CRAFT processor runs at an input/output rate of 5GS/s per I and
Q channel. Additionally, the outputs are analog values. Due to the very high speed of
operation, and the limitations in the number of I/O pins, the outputs are first latched
using the OTA-based analog latches described in Section 6.3.3, and multiplexed out at
a slower rate limited to 40MS/s. The CRAFT speed is not compromised due to the
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output read-out limitation. This output multiplexing and read-out is controlled by an
FPGA (NI-7811R) programmed using LabVIEW R . The outputs are first bu↵ered, then
digitized by external ADCs, and finally captured by the FPGA. Using this scheme, RF
inputs that are synchronous as well as asynchronous to the clock, can be captured and
phase aligned. The latter is particularly important to emulate practical scenarios.
The entire output data chain was designed to have the lowest possible non-ideality
floor. However, even with the best available discrete components, the output test setup
non-linearity floor is limited to only  48dBFS. Note that the AWG resolution is also
limited to 8 bits, limiting the measurement resolution.
The time domain input and output characteristics for a signal on the first bin is
shown in Fig. 6.21. The input signal is sampled on multiple phases causing the output
to rotate as shown in the figure.
!
!
(a) Example on-bin input (a) Output (rotation due to asynchronous triggering)!
Figure 6.21: Time domain latched output of CRAFT, single bin, I, di↵erential
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6.6.3 On-bin 1-tone Measurements
Fig. 6.22 shows the CRAFT output magnitudes (
p<2 + =2) with a 312.5MHz (= 5GHz16 )
single-tone input at 5GS/s. Curve I shows the measured uncalibrated output magnitude
across 16 bins. Curve II in Fig. 6.22 shows the calibrated plot depicting the circuit noise
floor (including the integrated noise of the analog latches) at  46dB. The test setup
noise floor is at  48dB as shown. To explore the non-linearity floor, a synchronous
average over 500 measurements is used. The resultant Curve III shows the non-linearity
floor with 43dB SFDR12 and 48dB SNDR13 . The non-linearity predicted by our
system level simulations (not including twiddle factor errors) is shown in Curve IV. The
discrepancy with Curve III is attributed to non-idealities in the AWG generated inputs
that provide only a 8-bit resolution. Unfortunately, despite the use of state-of-the-art
test equipment, the limitations of the input and output test setup limit the observable
non-idealities in CRAFT.
12 SFDR for a one-tone test is calculated as the di↵erence between a full-scale on-bin signal and the
largest o↵-bin output caused by the CRAFT non-linearity/calibration errors.
13 SNDR is calculated as follows:
SNDR = 20⇥ log10
 qPN
k=1 V
2
ideal(k)q
1
N
PN
k=1 {Vmeas(k)  Videal(k)}2
!
(6.10)
where N is the number of FFT bins. Since the outputs will be observed/digitized on a per bin basis,
the total (noise + distortion) in the denominator is averaged over the N bins to yield the average (noise
+ distortion) per bin.
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Figure 6.22: CRAFT outputs with a 362.5MHz single-tone input sampled at 5GHz
SNDR Variation
The SNDR at 1, 3, and 5 GS/s for a single-tone input frequency placed at di↵erent bins
is shown in Fig. 6.23(a). The average SNDR across bins is ⇡ 50dB at 1 & 3 GHz and
degrades to 47dB at 5GHz; SNDR better than 45dB is maintained across all frequencies.
The SNDR and SFDR measurements are tabulated in Table 6.2. This provides 7-8 bits
of spectrum sensing resolution over a 5GHz (2.5GHz⇥2 due to I, Q inputs) frequency
range in the digital back-end. The output magnitudes across bins for these single-tone
tests are shown in Fig. 6.23(b).
The CRAFT magnitude outputs with varying input amplitudes for a single-tone,
on-bin 312.5MHz input at 5GS/s are shown in Fig. 6.25(a). The input is varied over a
18dB range. As seen, the circuit is limited by the noise floor for low input amplitudes,
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while it becomes non-linearity limited at larger input amplitudes.
Fig. 6.24(a) plots the output SNDR versus the input amplitude. A fourth-order fit
shows a linear SNDR improvement with increasing amplitude before being limited by a
combination of the circuit non-linearities, and the AWG resolution (8 bits).
Table 6.2: Table showing the CRAFT output SNDR and SFDR with full-scale inputs
for single-tone on-bin inputs
 1GS/s 3GS/s 5GS/s 
Bin SNDR SFDR SNDR SFDR SNDR SFDR 
1 46.6 37.7 45.8 35.8 48.1 42.6 
2 50.9 42.8 50.7 43.8 48.4 39.7 
3 51.5 44.7 49.8 44.8 45.8 41.8 
4 48.9 37.9 51.4 40.2 51.1 41.1 
5 50.2 44.4 47.7 40.7 46.2 42.5 
6 51.4 44.8 48.0 40.1 45.0 36.3 
7 48.1 40.2 48.2 42.6 45.1 40.1 
8 56.5 51.2 61.2 57.2 49.9 42.8 
9 48.5 41.3 47.5 41.2 45.2 39.6 
10 53.7 47.8 46.6 39.6 44.5 35.6 
11 50.3 44.9 47.6 40.0 46.6 43.3 
12 49.2 37.9 52.2 41.4 50.9 41.6 
13 52.0 46.2 50.0 45.5 45.0 39.9 
14 53.8 46.6 50.9 43.0 48.5 38.8 
15 47.1 39.0 45.4 35.9 48.9 42.3 
Min 46.6 37.7 45.4 35.8 44.5 35.6 
Max 56.5 47.8 61.2 45.5 51.1 43.3 
Mean 50.6 43.2 49.5 42.1 47.3 40.5 
Std. dev. 2.7 4.1 3.8 5.0 2.3 2.3 
 
Fig. s3: The table shows CRAFT conversion output SNDR and SFDR with full-scale inputs 
(highest non-linearity). A single tone is placed on each bin as listed in table. Performance at 
1GS/s and 3GS/s is similar with only slight degradation at 5GS/s. 
 
 6.6.4 On-bin 2-tone Measurements
Results from a two-tone test with tones on adjacent bins are shown in Fig. 6.25(b).
Two single-tone measurements and their superposition (adjusted to the sampler input
full-scale) are also shown. The di↵erence between the superposition and the measured
two-tone output is indicative of the additional non-linearity introduced. The relative
increase in bins 13 and 14 is likely to be due to uncorrected twiddle factor errors in
213
stage 2 of the CRAFT engine. Blue Note that the e↵ect of these twiddle factor errors,
leaking signal on to the negative of the signal frequency, is identical to the e↵ect of I-Q
mismatch errors in a homodyne receiver.
6.6.5 Power Consumption
The CRAFT core consumes 12.2pJ/conv. of energy. At 5GS/s, it consumes a total
power of 3.2mW. Measurements of the energy consumption versus supply voltage and
frequency are depicted in Fig. 6.26(a). These measurements clearly show the expected
digital-like relationship of the CRAFT energy with frequency and supply voltage. This
further corroborates our premise that CRAFT is expected to respond favorably to tech-
nology scaling.
6.7 Conclusion
This chapter describes a wideband ultra-low power RF front-end channelizer based on
a 16 point FFT. The design is based on a charge re-use technique that enables it to run
at speeds of 5GS/s with a 47dB SNDR, while consuming only 12.2pJ/conv.
The chapter details the design of the CRAFT engine. It also describes the interface
circuitry, and the test setup required to test such a high-speed, high dynamic range
system. Non-idealities in the CRAFT computations are discussed, analytical models
derived, and new circuit techniques developed for reducing these non-idealities. These
techniques can be easily extended to other passive switched capacitor circuits to improve
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(b) Total noise and distortion with varying input amplitude
Figure 6.24: Measurement results including SNDR, and noise and distortion across
input amplitudes: (a), (b)
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Figure 6.25: Measurement results including noise and distortion across input ampli-
tudes: (a), and results of a 2-tone test: (b)
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(b) Die photo of CRAFT and supporting circuits
Figure 6.26: The energy consumption relation with frequency and supply: (a), and a
die photograph: (b)
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their performance. Measurement results are then presented.
Table 6.3 compares the CRAFT performance with one digital and two analog domain
FFT implementations. As shown, CRAFT operates at speeds 5X faster than previous
state-of-the-art designs. Additionally, it consumes better than 28X lower energy. As an
RF channelizer, it is expected to reduce digitization requirements enabling wideband
digital spectrum sensing. As a result, it helps advance the state-of-the-art for wideband
SDR architectures.
Moreover, this technique of performing charge domain operations prior to sampling
opens up a large number of possibilities. The CRAFT engine enables low power wide-
band digitization of RF signals, that can be utilized for spectrum sensing and real-time
analysis, and can be extended to signal intelligence applications, as well as electronic
warfare. Moreover, by virtue of its orthogonal frequency domain transform characteris-
tics, the CRAFT engine can be used in phased arrays utilizing the FFT for beamforming,
or in spatio spectral beamformers [125].
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Table 6.3: Table for comparison with other FFT implementations
 
*Scaled for complexity similar to the scaling used in [115] 
†8.5bit ENOB assumed for 10bit internal word length 
‡After twiddle factor correction 
Ref Domain # of bins 
SNDR 
(dB) 
Power 
(mW) 
Samp. 
speed 
(GS/s) 
Scaled* 
E/conv. 
(pJ/conv.) 
E/conv. 
ratio 
 [114] Current 64 __ 389 1.2 345.8 28X 
 [115] Current 8 36 19 1 405.3 33X 
 [120] Digital 128 51† 175 1 1600 131X 
This 
work Charge 16 47
‡ 0.92 5 12.2 1X 
 
Chapter 7
Conclusions & Contributions
The realization of the alluring vision of a cognitive radio requires novel and disruptive RF
circuit architectures, and innovative circuits. This has motivated a deluge of exciting
research in this area in the past decade, and will continue to spur further research
into the next. At this time, a highly reconfigurable RF architecture seems feasible
by employing new wideband circuits that have been recently developed. However, the
realization of the ideal cognitive radio, with the level of versatility described by early
descriptions [6], requires further innovation, probably spanning the next decade.
In this thesis, a number of circuit architectures and techniques in recent literature
are discussed. Their suitability for cognitive radio applications is briefly reviewed. New
architectures and circuits are described, and results from early prototypes are presented
for demonstration.
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7.1 Remarks
Based on the current research directions, the following observations regarding on-chip
SDR architectures for portable cognitive radios can be distilled. These remarks are
summarized in Fig. 7.1 and Fig. 7.2. The contributions described in this thesis are
highlighted in bold font.
SDR Signaling:
1. For flexibility through reconfigurability in the frequency domain, frequency agility
is an important characteristic. Wide-tuning frequency agile architectures and
circuits are critical for signaling applications.
2. To avoid the reciprocal mixing of large blockers onto small signals in wideband
architectures, low LO phase noise is important.
3. Programmable RF filters are required in the front-end to provide the required
frequency agility while relaxing the linearity requirements of the circuits that
follow.
4. Programmable baseband filters are required to handle multiple radio-access tech-
nologies.
SDR Spectrum Sensing:
1. For the cognitive radio transceiver with its emphasis on flexibility and versatility,
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• Programmable 
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capacitor filters 
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Figure 7.1: Summary of requirements for spectrum sensing in cognitive radios
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Figure 7.2: Summary of requirements for signaling in cognitive radios
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the paradigm of performing most functions in the digital domain still remains the
popular direction. As a result, the wideband digitization of the RF signal becomes
one of the most significant bottle-necks in the realization of cognitive radios.
2. To tackle the wideband digitization problem, analog domain signal conditioning
prior to digitization is being considered. Discrete time signal processing is emerg-
ing as a popular option.
3. For spectrum sensing, RF circuits and architectures with wideband character-
istics, i.e., relatively constant performance (matching, noise-figure) over a large
bandwidth are essential.
4. As a result of the large bandwidth of interest, circuit linearity becomes extremely
critical. At the receiver, large in-band blockers undergo distortion in non-linear
circuits destroying smaller wanted signals (inter-modulation, cross-modulation,
gain-compression, etc.).
5. Due to the large bandwidth of operation, the LO harmonics fall within band; con-
sequently, harmonic mixing is a critical issue in both the transmitter and receiver.
7.2 Contributions
In this thesis, the following major contributions were made:
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7.2.1 Signaling: Frequency Agility using Wide-tuning VCOs
1. Switched inductor based VCOs were proposed as a viable method to obtain very
wide tuning ranges while maintaining good phase noise and power consumption
performance across the entire tuning range.
2. The first comprehensive analytical model of a switched inductor VCO was devel-
oped, and a design framework based on it was introduced.
3. Techniques for large switched capacitor array design and layout were introduced
to overcome the e↵ect of interconnect parasitics. Switch sizing techniques for
optimal tuning range were explored.
4. Two prototype designs, one with a single inductor switch, and one with three
inductor switches were measured. The results obtained were shown to outperform
state-of-the-art LC VCOs for SDR applications.
5. A family of low phase noise VCO topologies based on capacitive feedback (LiTV-
COs) were introduced. These LiTVCOs achieve large oscillation amplitudes by
decoupling the tank from the active devices. They also achieve low active device
noise injection into the tank. Consequently, superior phase noise performance is
achieved.
6. A prototype PLL incorporating a LiTVCO based on the capacitive feedback tech-
nique was designed. The LiTVCO achieved excellent phase noise and FOM over
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a large tuning range.
7.2.2 Spectrum Sensing: Charge Domain RF Front-end for Low-power
Digitization
1. RF front-end sampled charge processing was explored using analytical system
models as a mechanism for signal conditioning to ease digitization.
2. A wideband spectrum sensing architecture based on a passive switched capacitor
DFT based analog signal processing front-end was developed. This architecture
was shown to be capable of wideband, low-power digitization in the frequency
domain.
3. Several non-idealities in passive switched capacitor were explored and modeled,
and techniques to mitigate these in sampled charge systems were developed.
4. An ultra-low power, high speed charge domain FFT prototype for an SDR re-
ceiver front-end was designed and demonstrated in measurement. The prototype
demonstrates orders of magnitude improvement in performance over other com-
peting architectures/circuits.
A summary of the thesis work is shown in Fig. 7.3.
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Appendix A
SCF
A popular method to extract cyclostationary features is to implement the spectral cor-
relation function (SCF) [64]. In cyclostationary feature detectors, the incoming signal is
modeled as a cyclostationary random process with multiple periodicities, as compared
to the traditional wide sense stationary model for energy detection where the cyclosta-
tionary information is discarded. Then, the autocorrelation function for a zero-mean
process x(t) is defined as
RX
⇣
t+
⌧
2
, t  ⌧
2
⌘
= E
h
x
⇣
t+
⌧
2
⌘
x⇤
⇣
t  ⌧
2
⌘i
which, in the ‘t’ domain, exhibits the multiple periodicities of the incoming signal.
The Fourier transform of the autocorrelation over ‘t’ as expressed in
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e j2⇡↵tdt
is called the cyclic autocorrelation in the cycle frequency (↵) domain, and is expected
to capture these periodicities. For a cycloergodic process, the definition simplifies to
R↵X(⌧) = lim
Z!1
1
Z
Z Z
2
 Z2
x
⇣
t+
⌧
2
⌘
x⇤
⇣
t  ⌧
2
⌘
e j2⇡↵tdt
Then, using the cyclic Wiener-Khinchin relation on R↵X(⌧), the spectral correlation
function (SCF) can then be defined as
S↵X(f) =
Z 1
 1
R↵X(⌧)e
 j2⇡f⌧d⌧
Here, we note that the cyclic autocorrelation function, R↵X(⌧), and the SCF, S
↵
X(f),
reduce to the conventional definitions of autocorrelation function RX(⌧), and the power
spectral density, SX(f), for the case when ↵ = 0.
Again, an alternative, and more convenient equivalent definition of the SCF can be
expressed in terms of the short time Fourier transform (STFT) of the received signal
x(t). The STFT of a signal is just the Fourier transform at the particular instance ‘t’,
defined as
XT (t, f) =
Z t+T2
t T2
x(u)e j2⇡fudu
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The SCF can then be defined in terms of the STFT as
S↵X(f) = lim
T!1
lim
 t!1
1
 t
Z  t
2
  t
2
1
T
XT
⇣
t, f +
↵
2
)X⇤T
⇣
t, f   ↵
2
)dt
thus better justifying its nomenclature. As is evident, this second definition lends
itself to an easier execution in hardware and has been used in hardware implementations
of cyclostationary feature detectors [127]. For discrete time implementation, the discrete
and finite time equivalent definition of the SCF is derived as
Sˆ↵X(f) =
1
N
1
T
NX
n=0
XTDFT
⇣
n, f +
↵
2
⌘
X⇤TDFT
⇣
n, f   ↵
2
⌘
where XTDFT (n, f) represents the N point DFT around sample n.
The superiority of cyclostationary feature detectors over energy detection can be
visualized in Fig. A.1, where the power spectral density (PSD) and SCF of a BPSK
modulated signal are simulated in MATLAB R . The PSD, as would be calculated by
an energy detector is shown on the left. The energy detection technique is based on
comparing the signal energy with a threshold that is dependent on an estimation of the
noise power. As evident in the Fig. A.1(a), any estimation error due to interference or
changing noise variance could easily change the absolute energy detected and cause er-
rors, especially in the case of weak signals. Also, the PSD cannot discriminate between
signal energy and noise/interferer energy. However, when the SCF is calculated as in
Figure 3(b), the additive white Gaussian noise appears only along the main diagonal,
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which represents the PSD as estimated by energy detectors. Since the cross-correlation
of the noise tends to zero for long observation times, the BPSK signal is clearly vis-
ible along the ‘↵’ axis (second diagonal). Moreover, the energy along the ‘↵’ axis is
independent of the noise variance.
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Appendix B
Further VCO Capacitor Array
Optimization
The VCO tuning range can be further increased by optimizing the switched capacitor
array used in the VCO implementation [128]. A new design based on these techniques
has been demonstrated via extracted simulation. In particular, two novel techniques are
proposed: capacitor array switch sizing discussed in Section 3.5.2, and the use of inter-
connect inductance for capacitance boosting, discussed below. Post-layout simulation
results from Cadence R  and ADS Momentum R  for a design based on these principles
are reported. Based on the close matching between simulation results and measurement
data for previous versions of this design discussed above, the simulation results being
reported for this design are expected to be a good predictor.
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B.0.3 Capacitance Boosting
Interconnect inductance, that is usually viewed as a parasitic and inevitable nuisance
in LC oscillator circuits, can be used to further increase the tuning range and maintain
tuning monotonicity. To understand this, let us consider the reactance looking into the
branch shown in Fig. B.1. Calculating the reactance as shown in (B.1) we note that
the magnitude of X is reduced by the interconnect parasitic inductance. Therefore, the
e↵ective capacitance can now be written as shown in (B.2).
X =   1
!C
+ !(2Lint) (B.1)
Ceff =   1!X =
C
1  2!2LintC (B.2)
Lint Lint
C
Zin
Figure B.1: Model of the capacitor bank with inductive interconnects
The capacitance is therefore e↵ectively magnified using the parasitic interconnect
inductance. Also, because of the relative magnitudes, the parasitic capacitance when
the capacitor bit is switched o↵, is hardly a↵ected by the interconnect inductance. This
can be verified by using a small value of C in (B.2). This feature can be used to increase
the tuning range as well as to make the tuning characteristic monotonic. To achieve the
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latter, longer interconnects are used for the larger capacitor bits (Fig. 3.24 and B.2) to
compensate for the smaller switches used.
Figure B.2: Layout of the capacitor bank with optimally sized switches
Note that these interconnects are an inevitable part of the layout. In the capacitance
boosting scheme, we merely model the interconnects accurately, and manipulate the
layout cleverly in order to obtain a performance benefit from this parasitic inductance.
It is important to also recognize that this interconnect inductance gives rise to a
higher order resonator that can have multiple modes of oscillation [129]. The resonator
should be designed carefully to ensure that these higher order modes are maintained at
a much higher frequency such that the startup criteria described in (3.2) fails for these
parasitic oscillation modes.
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B.0.4 Simulation Results
The previously designed cross-coupled LC oscillator (Fig. 3.5) was updated with the op-
timized capacitor array and simulated using IBM’s 0.13µm CMOS process in Cadence R .
Considering the close match between the simulation and measurement results from the
fabricated design described earlier, the simulation results discussed below are expected
to be a good predictor, with the exception of the unsimulated patterned ground shield
caveat discussed below.
Tuning Range
The frequency tuning range (FTR) obtained from simulation spans 6.21GHz from
850MHz to 7.06GHz (157%) as shown in Fig. B.3. The two frequency bands are made to
overlap slightly (450MHz overlap on the y-axis) to ensure continuous frequency coverage
in the face of process variations. The FTR decreases to 144% (1GHz to 6.2GHz) post RC
extraction of the capacitor bank (the inductor is simulated using ADS Momentum R ).
This design may be compared to the previous fabricated version [35] described above
in a similar process technology which achieved 87% tuning range. For the present
design, the design methodology used for the switched-inductor and gm cells is similar
to the previous design. However, optimization of the capacitor bank as described in
this section increased the tuning range by an additional 57%. Interestingly, apart from
a slight increase in design complexity, there is no price paid for this increased tuning
range.
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Figure B.3: Frequency tuning range versus capacitance in terms of the ’x’, where ’x’ is
the capacitance of a unit switched capacitor
Phase Noise
The variation in phase noise over the tuning range is shown in Fig. B.4.
The phase noise performance versus frequency is at 1MHz o↵est is shown in Fig. B.4.
As seen in the figure, when a new capacitor is switched in, the phase noise remains
approximately constant due to the scheme discussed in Section 3.5.2. This manual
tuning accounts for a slight overhead in design as compared to the previous design
version.
The phase noise is seen to vary between -119.1 and -107.1 dBc/Hz. The degradation
in phase noise performance as compared to the fabricated design described above can
be attributed to a lower Q inductor used in simulation. The peak inductor Q for
the inductor used in this design was found to be 16 in simulation. A higher inductor Q
(⇡ 22) can be obtained in this process by using a high resistance substrate and patterned
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ground shields, improving the phase noise considerably (⇡ 20log(Q1/Q2)2 ⇡ 6dB). This
improvement had been verified in the previous version of the design [35] but could not
be verified using electromagnetic simulations due to the large memory requirements for
simulating patterned ground shields. It is expected that the measured phase noise, and
consequently the FOM from fabricated chips are likely to have a similar performance
as the Design 1 in Table 3.3.
1 2 3 4 5 6 7
−120
−115
−110
−105
Frequency (GHz)
Ph
as
e 
no
ise
 (d
Bc
/H
z)
 
 
Upper band
Lower band
New cap switched on
Figure B.4: Variation of phase noise at 1MHz o↵set with frequency (log scale)
Power
The variation in power is shown in Fig. B.5 with a linear fit in each frequency band.
Similar to the technique described in Section 3.4.4, the power dissipation is limited to
a maximum of 15mW through gm cell sizing to improve the tuning range. The overall
trends are as expected from the analysis in Section 3.2.
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A comparison of this work with previous wide-tuning range single LC tank designs is
shown in Table B.1. As seen from the comparison, this technique provides much larger
tuning ranges than are currently available in the state of the art designs. Also, good
phase noise and power dissipation performance is maintained over the entire tuning
range.
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Figure B.5: Variation of VCO core power dissipation with frequency (log log plot)
Table B.1: VCO Performance Comparison
Ref fmin tofmax FTR Phase Noise* FOMPFTN Implementation
(GHz) (%) (dBc/Hz)@1MHz (dB) [82] (µm)
[82] 2.0 to 2.6 26  125.4 to  119.4  3.1 0.35 BiCMOS
[88] 3.1 to 5.6 58.7  120.8 to  114.6 5.9 to 10.3 0.13 SOI
[40] 1.1 to 2.5 73  126.5 (f0) 5.0 to 8.5 0.18 CMOS
[89] 3.6 to 8.4 74  104 to  101.5  4.6 to 4.0 0.13 CMOS
This (simulated) 1 to 6.2 144  119.1 to  107.1 1.1 to 15 0.13 CMOS
(*Assuming 20dB/decade drop with o↵set frequency)
Appendix C
CRAFT matrices
The CRAFT matrix equation (6.1) is written as X = 116 · S4S3S2S1Ibitrevx.
Ibitrev,S1,S2,S3,S4 are shown below:
Ibitrev =
266666666666666666666666666666664
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
377777777777777777777777777777775
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S1 =
266666666666666666666666666666664
1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1  1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
0 0 W4  W4 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 1  1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 W4  W4 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1  1 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
0 0 0 0 0 0 0 0 0 0 W4  W4 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1  1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 W4  W4
377777777777777777777777777777775
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S2 =
1p
2
266666666666666666666666666666664
1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
1 0  1 0 0 0 0 0 0 0 0 0 0 0 0 0
0 1 0  1 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 W0 0 W0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 W2 0 W2 0 0 0 0 0 0 0 0
0 0 0 0 W4 0  W4 0 0 0 0 0 0 0 0 0
0 0 0 0 0 W6 0  W6 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0
0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0
0 0 0 0 0 0 0 0 1 0  1 0 0 0 0 0
0 0 0 0 0 0 0 0 0 1 0  1 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 W0 0 W0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 W2 0 W2
0 0 0 0 0 0 0 0 0 0 0 0 W4 0  W4 0
0 0 0 0 0 0 0 0 0 0 0 0 0 W6 0  W6
377777777777777777777777777777775
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S3 =
✓
1
2 · cos(⇡8 )
◆
266666666666666666666666666666664
1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0
1 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0  1 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0  1 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0  1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 W0 0 0 0 W0 0 0 0
0 0 0 0 0 0 0 0 0 W1 0 0 0 W1 0 0
0 0 0 0 0 0 0 0 0 0 W2 0 0 0 W2 0
0 0 0 0 0 0 0 0 0 0 0 W3 0 0 0 W3
0 0 0 0 0 0 0 0 W4 0 0 0  W4 0 0 0
0 0 0 0 0 0 0 0 0 W5 0 0 0  W5 0 0
0 0 0 0 0 0 0 0 0 0 W6 0 0 0  W6 0
0 0 0 0 0 0 0 0 0 0 0 W7 0 0 0  W7
377777777777777777777777777777775
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S4 =
266666666666666666666666666666664
1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1
1 0 0 0 0 0 0 0  1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0  1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0  1 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0  1 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0  1 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0 0  1 0 0
0 0 0 0 0 0 1 0 0 0 0 0 0 0  1 0
0 0 0 0 0 0 0 1 0 0 0 0 0 0 0  1
377777777777777777777777777777775
Appendix D
Acronyms
Care has been taken in this thesis to minimize the use of jargon and acronyms, but this
cannot always be achieved. This appendix defines jargon terms in a table of acronyms
and their expansion.
D.1 Acronyms
Table D.1: Acronyms
Acronym Meaning
2G Second Generation (of wireless communications)
3G Third Generation (of wireless communications)
4G Third Generation (of wireless communications)
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
A/D Analog to Digital
AC Alternating Current
ADC Analog to Digital Converter
AGC Automatic Gain Control
ASIC Application-Specific Integrated Circuit
ASP Analog Signal Processing
AWGN Additive White Gaussian Noise
BB BaseBand
BER Bit Error Rate
BJT Bipolar Junction Transistor
BPF Band Pass Filter
BPSK Binary Phase Shift Keying
BW BandWidth
CDMA Code Division Multiple Access
CMOS Complementary Metal Oxide Semiconductor
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
CR Cognitive Radio
CRAFT Charge Re-use Analog Fourier Transform
CRAFT Charge Reuse Analog Fourier Transform
CT Continuous-Time
D/A Digital to Analog
DAC Digital to Analog Converter
dB Decibel
dBc Decibel normalized to carrier
dBFS Decibel normalized to Full Scale
dBm Decibel normalized to 1mW
DC Direct Current
DFT Discrete Fourier Transform
DNL Di↵erential Non-Linearity
DR Dynamic Range
DSB Double Side-Band
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
DSP Digital Signal Processing
DT Discrete-Time
EM Electro-Magnetic
EMI Electromagnetic Interference
EW Electronic Warfare
FDD Frequency Division Duplexing
FET Field E↵ect Transistor
FFT Fast Fourier Transform
FIR Finite Impulse Response
FPGA Field-Programmable Gate Array
FSK Frequency Shift Keying
GPRS General Packet Radio Service
GPS Global Positioning System
GSM Global System for Mobile Communications
HPF High Pass Filter
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
I/O Input/Output
I Q In phase   Quadrature phase
IC Integrated Circuit
IF Intermediate Frequency
IIR Infinite Impulse Response
ILFD Injection Locked Frequency Divider
ILFM Injection Locked Frequency Multiplier
ILO Injection Locked Oscillator
IM Intermodulation Frequency
INL Integral Non-Linearity
LC Inductor-Capacitor
LiTVCO Linear Transconductance VCO
LNA Low Noise Amplifier
LO Local Oscillator
LoS Line of Sight
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
LPF Low Pass Filter
LTE Long Term Evolution
MOSFET Metal Oxide Semiconductor Field E↵ect Transistor
OFDM Orthogonal Frequency Division Multiplexing
OpAmp Operational Amplifier
OTA Operational Transconductance Amplifier
PA Power Amplifier
PCB Printed Circuit Board
PLL Phase Locked Loop
PSK Phase Shift Keying
Q Quality factor
QAM Quadrature Amplitude Modulation
QPSK Quadrature Phase Shift Keying
RC Resistor-Capacitor
RF Radio-Frequency
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
Rx Receiver
SAR Successive Approximation Register
SASP Sampled Analog Signal Processor
SAW Surface Acoustic Wave
SCF Spectral Correlation Function
SDR Software Defined Radio
SFDR Spurious Free Dynamic Range
SigInt Signal Intelligence
SNDR Signal to Noise and Distortion Ratio
SNR Signal to Noise Ratio
SR Software Radio
SSB Single Side-Band
TDD Time Division Duplexing
TV Television
Tx Transmitter
Continued on next page
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Table D.1 – continued from previous page
Acronym Expansion
VCO Voltage Controlled Oscillator
VGA Variable Gain Amplifier
VLSI Very Large Scale Integration
WiMAX Worldwide Interoperability for Microwave Access
WLAN Wireless Local Area Network
